{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:39:43Z","timestamp":1729647583723,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/recosoc.2016.7533893","type":"proceedings-article","created":{"date-parts":[[2016,8,8]],"date-time":"2016-08-08T20:28:55Z","timestamp":1470688135000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Speed and accuracy dilemma in NoC simulation: What about memory impact?"],"prefix":"10.1109","author":[{"given":"Manuel","family":"Selva","sequence":"first","affiliation":[]},{"given":"Abdoulaye","family":"Gamatie","sequence":"additional","affiliation":[]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2685342.2685349"},{"key":"ref11","first-page":"4","article-title":"Quantitative analysis of the speed\/accuracy trade-off in transaction level modeling","volume":"8","author":"schirner","year":"2009","journal-title":"ACM Trans Embed Comput Syst"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/NORCHIP.2010.5669448"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/2852339.2852341"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1016\/j.sysarc.2003.07.004"},{"year":"2003","author":"dally","journal-title":"Principles and Practices of Interconnection Networks","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref5","article-title":"NoCTweak: A highly parameterizable simulator for early exploration of performance and energy of networks on-chip","author":"tran","year":"2012","journal-title":"VLSI Computation Lab ECE Department University of California Davis Tech Rep ECE-VCL-2012-2"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DATE.2011.5763179"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/NOCS.2012.19"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/2685342.2685344","article-title":"Guaranteed Services of the NoC of a Manycore Processor","author":"de dinechin","year":"2014","journal-title":"Proceedings of the 2014 International Workshop on Network on Chip Architectures NoCArc '14"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2755559"}],"event":{"name":"2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2016,6,27]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,6,29]]}},"container-title":["2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7527135\/7533889\/07533893.pdf?arnumber=7533893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,5]],"date-time":"2022-07-05T12:38:55Z","timestamp":1657024735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7533893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2016.7533893","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}