{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:42:43Z","timestamp":1729640563931,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/recosoc.2016.7533895","type":"proceedings-article","created":{"date-parts":[[2016,8,8]],"date-time":"2016-08-08T20:28:55Z","timestamp":1470688135000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["Reconfiguration in FPGA-based multi-core platforms for hard real-time applications"],"prefix":"10.1109","author":[{"given":"Luca","family":"Pezzarossa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Schoeberl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Sparso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.117"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"article-title":"Mode changes in network-on-chip based multiprocessor platforms","year":"2014","author":"kotleas","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629918"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.32"},{"article-title":"Reconfigurable architectures: from physical implementation to dynamic behavoir modelling","year":"2007","author":"wu","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886411"},{"key":"ref17","article-title":"Investigating shared memory tree prefetching within multimedia NoC architectures","author":"garside","year":"2013","journal-title":"Memory Architecture and Organisation Workshop"},{"key":"ref18","first-page":"11","article-title":"Towards a time-predictable dual-issue microprocessor: The Patmos approach","author":"schoeberl","year":"2011","journal-title":"First Workshop on Bringing Theory to Practice Predictability and Performance in Embedded Systems (PPES 2011)"},{"key":"ref19","first-page":"53","article-title":"A time-predictable memory network-on-chip","author":"schoeberl","year":"2014","journal-title":"Proceedings of the 14th InternationalWorkshop on Worst-Case Execution Time Analysis (WCET 2014)"},{"journal-title":"Tech Rep","article-title":"DS586: LogiCORE IP XPS HWICAP product specifications (v5.00a)","year":"2010","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2015.7364392"},{"journal-title":"Tech Rep","article-title":"QII51026: Design planning for partial reconfiguration","year":"2013","key":"ref3"},{"journal-title":"Real-Time Systems and Programming Languages Ada 95 Real-Time Java and Real-Time POSIX","year":"2001","author":"burns","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/18.61109"},{"key":"ref7","first-page":"11","article-title":"Guaranteed services of the NoC of a manycore processor","author":"dupont","year":"2014","journal-title":"Proceedings of the International Workshop on Network-on-Chip Architectures (NocArc)"},{"journal-title":"Tech Rep","article-title":"UG702: Partial reconfiguration user guide (v14.1)","year":"2012","key":"ref2"},{"key":"ref9","first-page":"306","article-title":"The Æthereal network-on-chip after ten years: Goals, evolution, lessons, and future","author":"goossens","year":"2010","journal-title":"Proc ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref1","first-page":"445","article-title":"Dynamic partial reconfiguration in FPGAs","volume":"2","author":"wang","year":"2009","journal-title":"Proc of IEEE Third International Symposium on Intelligent Information Technology Application"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.270"},{"key":"ref22","article-title":"Worst-case execution time prediction by static program analysis","author":"heckmann","year":"0","journal-title":"AbsInt Angewandte Informatik GmbH Tech Rep"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33675-1_35"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.217"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2014.43"},{"journal-title":"Tech Rep","article-title":"UG360: Virtex-6 FPGA configuration user guide (v3.9)","year":"2015","key":"ref26"},{"key":"ref25","article-title":"An area-efficient TDM NoC supporting reconfiguration for mode changes","author":"s\u00f8rensen","year":"2016","journal-title":"IEEE\/ACM International Symposium on Network on Chip (NOCS)"}],"event":{"name":"2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2016,6,27]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2016,6,29]]}},"container-title":["2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7527135\/7533889\/07533895.pdf?arnumber=7533895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T13:15:53Z","timestamp":1475154953000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7533895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2016.7533895","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}