{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:03:54Z","timestamp":1729627434015,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/recosoc.2017.8016148","type":"proceedings-article","created":{"date-parts":[[2017,8,24]],"date-time":"2017-08-24T20:54:51Z","timestamp":1503608091000},"page":"1-8","source":"Crossref","is-referenced-by-count":11,"title":["Design and scalability analysis of bandwidth-compressed stream computing with multiple FPGAs"],"prefix":"10.1109","author":[{"given":"Antoniette","family":"Mondigo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomohiro","family":"Ueno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daichi","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoru","family":"Yamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.51"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3053688"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36812-7_9"},{"key":"ref13","first-page":"119","article-title":"FPGA-based Implementation of Compact Compressor and Decompressor of Floating-Point Data-Stream for Bandwidth Reduction","author":"ueno","year":"2012","journal-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '12)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2006.143"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.48.4823"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914907"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106663"},{"key":"ref18","first-page":"592","article-title":"RAPTOR-A scalable platform for rapid prototyping and FPGA-based cluster computing","volume":"19","author":"porrmann","year":"2010","journal-title":"Advances in Parallel Computing"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1177\/1094342010383138"},{"journal-title":"Understanding Peak Floating-Point Performance Claims","year":"2016","author":"parker","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/2684746.2689071","article-title":"Floating-Point DSP Block Architecture for FPGAs","author":"langhammer","year":"2015","journal-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref6","article-title":"A New FPGA Architecture and Leading-Edge FinFET Process Technology Promise to Meet Next-Generation System Requirements","author":"davidson","year":"2015","journal-title":"Intel FPGA White Paper"},{"journal-title":"Altera White Paper","article-title":"Achieving One TeraFLOPS with 28-nm FPGAs","year":"2010","key":"ref5"},{"journal-title":"BERTEN Digital Signal Processing White Paper","article-title":"GPU vs FPGA Performance Comparison","year":"2016","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1791-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.12"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927483"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339275"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2691770"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2641361.2641369"},{"journal-title":"Terasic Inc WEB","year":"0","key":"ref24"},{"journal-title":"Intel FPGA and SoC WEB","year":"0","key":"ref23"},{"journal-title":"FloPoCo Project WEB","year":"0","key":"ref26"},{"key":"ref25","article-title":"Stream Processor Generator for HPC to Embedded Applications on FPGA-based System Platform","author":"sano","year":"2014","journal-title":"Proceedings of the First International Workshop on FPGAs for Software Programmers (FSP 2014)"}],"event":{"name":"2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2017,7,12]]},"location":"Madrid, Spain","end":{"date-parts":[[2017,7,14]]}},"container-title":["2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8010994\/8016139\/08016148.pdf?arnumber=8016148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T19:48:17Z","timestamp":1570045697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8016148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2017.8016148","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}