{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:04:00Z","timestamp":1725455040735},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/recosoc.2018.8449376","type":"proceedings-article","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T17:53:00Z","timestamp":1535651580000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Evaluation of Heterogeneous Multicore Cluster Architectures Designed for Mobile Computing"],"prefix":"10.1109","author":[{"given":"David","family":"Novo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Nocua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florent","family":"Bruguier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdoulaye","family":"Gamatie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gillies","family":"Sassatelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.47"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/1152154.1152162","article-title":"Core Architecture Optimization for Heterogeneous Chip Multiprocessors","author":"rakesh kumar","year":"2006","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"journal-title":"PARSEC 3 0","year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056064"},{"journal-title":"Technical Report White Paper","article-title":"CorePilot 3. 0. Max. Mid. Min (TriCluster) technology to maximize power efficiency with extreme computing performance","year":"2015","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400691"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"journal-title":"Exynos 7 Octa (7420)","year":"0","key":"ref8"},{"journal-title":"Mediatek Helio x20","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"journal-title":"big LITTLE","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.56"}],"event":{"name":"2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2018,7,9]]},"location":"Lille","end":{"date-parts":[[2018,7,11]]}},"container-title":["2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8430030\/8449371\/08449376.pdf?arnumber=8449376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T10:37:47Z","timestamp":1643193467000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8449376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2018.8449376","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}