{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T12:42:31Z","timestamp":1730292151696,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/recosoc.2018.8449383","type":"proceedings-article","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T21:53:00Z","timestamp":1535665980000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Template architectures for highly scalable, many-core Heterogeneous SoC: Could-of-Chips"],"prefix":"10.1109","author":[{"given":"Georgios","family":"Bousdras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francois","family":"Quitin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dragomir","family":"Milojevic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2785799"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2016.7500830"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.42"},{"journal-title":"Xilinx Ultrascale Architecture","year":"2014","key":"ref13"},{"journal-title":"Amazon ec2 f l instances","year":"2017","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/WARTIA.2014.6976396"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.03.005"},{"journal-title":"Tsmc 7nm finfet","year":"2017","key":"ref17"},{"journal-title":"Darpa common heterogeneous integration and intellectual property (ip) reuse strategies (chips)","year":"2017","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575588"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2303427"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1016\/j.comcom.2016.03.015","article-title":"A gap analysis of internet-of-things platforms","volume":"89 90","author":"mineraud","year":"2016","journal-title":"Computer Communications"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2360642"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2000.853403"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917528"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831839"},{"journal-title":"Ic knowledge technology and cost trends at advanced nodes","year":"0","author":"jones","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref1","first-page":"1","author":"raghavan","year":"2015","journal-title":"Holisitic Device Exploration for 7nm node"},{"journal-title":"High-bandwidth Memory (HBM) DRAM","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.106"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2012.2232299"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722232"},{"journal-title":"Amkor system-in-package","year":"2017","key":"ref26"},{"journal-title":"Mochi","year":"0","key":"ref25"}],"event":{"name":"2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","start":{"date-parts":[[2018,7,9]]},"location":"Lille","end":{"date-parts":[[2018,7,11]]}},"container-title":["2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8430030\/8449371\/08449383.pdf?arnumber=8449383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T13:27:18Z","timestamp":1643203638000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8449383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/recosoc.2018.8449383","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}