{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T16:20:03Z","timestamp":1778948403774,"version":"3.51.4"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/recosoc48741.2019.9034942","type":"proceedings-article","created":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T03:38:37Z","timestamp":1584416317000},"page":"5-12","source":"Crossref","is-referenced-by-count":4,"title":["Context Save and Restore of Partial Reconfiguration Regions for Xilinx FPGAs"],"prefix":"10.1109","author":[{"given":"Marcel","family":"Eckert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominik","family":"Meyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Klauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.76"},{"key":"ref11","first-page":"223","author":"kalte","year":"0","journal-title":"International Conference on Field Programmable Logic and Applications 2005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216950"},{"key":"ref13","article-title":"Relocation and defragmentation for heterogeneous reconfigurable systems","author":"k\u00f6ster","year":"2006","journal-title":"ERSA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_83"},{"key":"ref15","first-page":"292","author":"liu","year":"2010","journal-title":"Minimizing Partial Reconfiguration Overhead with Fully Streaming DMA Engines and Intelligent ICAP Controller"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-011-0657-6"},{"key":"ref17","first-page":"1505","article-title":"Configuration Prefetching and Reuse for Preemptive Hardware Multitasking on Partially Reconfigurable FPGAs","author":"aurelio morales-villanueva","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR.2016.0024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2016\/2478907"},{"key":"ref3","author":"eckert","year":"2014","journal-title":"FPGA-Based System Virtual Machines"},{"key":"ref6","year":"0","journal-title":"7 Series FPGAs Configuration User Guide (ug470)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_7"},{"key":"ref8","year":"0","journal-title":"UG570 ' UltraScale Architecture Configuration User Guide"},{"key":"ref7","year":"0","journal-title":"Configuration Readback Capture in UltraScale FPGAs (XAPP1230)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927114"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2996199"},{"key":"ref9","year":"0","journal-title":"Vivado Design Suite User Guide Partial Reconfiguration"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78890-6_47"}],"event":{"name":"2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","location":"York, United Kingdom","start":{"date-parts":[[2019,7,1]]},"end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9018088\/9034921\/09034942.pdf?arnumber=9034942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T15:09:31Z","timestamp":1658156971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9034942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/recosoc48741.2019.9034942","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}