{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:52:02Z","timestamp":1725425522291},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/roedunet.2016.7753225","type":"proceedings-article","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T21:37:43Z","timestamp":1480023463000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Enhance GCC loop optimizations in multicore context"],"prefix":"10.1109","author":[{"given":"Lavinia","family":"Ghica","sequence":"first","affiliation":[]},{"given":"Marius","family":"Geanta","sequence":"additional","affiliation":[]},{"given":"Nicolae","family":"Tapus","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1986","author":"aho","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref6","article-title":"GRAPHITE: Polyhedral Analyses and Optimizations for GCC","author":"pop","year":"2006","journal-title":"Proceedings of the 2006 GCC Developers Summit page 2006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref5","first-page":"37","article-title":"High-Level Loop Optimizations for GCC","author":"berlin","year":"2004","journal-title":"Proceedings of the 2004 GCC Developers Summit"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"journal-title":"llvm org Polly llvm framework for high-level loop and data-locality optimizations","year":"2016","key":"ref8"},{"key":"ref7","first-page":"79","author":"eautrier","year":"1996","journal-title":"Automatic Parallelization in the Polytope Model In The Data Parallel Programming Model Foundations HPF Realization and Scientific Applications"},{"journal-title":"Department of Electrical Engineering Stanford University Christos Kozyrakis Caching Issues for Multi-core Processors","year":"2010","key":"ref2"},{"article-title":"GRAPHITE Two Years After: First Lessons Learned From Real-World Polyhedral Compilation","year":"0","author":"trifunovic","key":"ref9"},{"journal-title":"Computer Architecture Fifth Edition A Quantitative Approach","year":"2011","author":"hennessy","key":"ref1"}],"event":{"name":"2016 15th RoEduNet Conference: Networking in Education and Research","start":{"date-parts":[[2016,9,7]]},"location":"Bucharest, Romania","end":{"date-parts":[[2016,9,9]]}},"container-title":["2016 15th RoEduNet Conference: Networking in Education and Research"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7733872\/7753195\/07753225.pdf?arnumber=7753225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,17]],"date-time":"2016-12-17T08:58:32Z","timestamp":1481965112000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7753225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/roedunet.2016.7753225","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}