{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:29:19Z","timestamp":1725740959634},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/rsp.2010.5656326","type":"proceedings-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T01:40:26Z","timestamp":1292031626000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["An FPGA based semi-parallel architecture for higher order Moving Target Indication (MTI) processing"],"prefix":"10.1109","author":[{"given":"Zulfiqar","family":"Ali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Arshad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Umair","family":"Razzaq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/AFRICON.2004.1406659"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/WCSP.2009.5371473"},{"key":"10","article-title":"Optimization techniques for efficient implementation of DSP into FPGAs","author":"phanthavong","year":"2005","journal-title":"Mentor Graphics Technical Library"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1976.1169969"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429964"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/RADAR.2000.851946"},{"key":"5","article-title":"FPGA implementation of digital filters","author":"chou","year":"1993","journal-title":"Proceedings Int Conference Signal Processing Appl and Tech (ICSPAT)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.541703"},{"key":"9","first-page":"225","author":"richards","year":"2005","journal-title":"Fundamentals of Radar Signal Processing"},{"journal-title":"XtremeDSP for Virtex4 FPGAs User Guide","year":"2007","key":"8"}],"event":{"name":"2010 21st IEEE International Symposium on Rapid System Prototyping (RSP 2010)","start":{"date-parts":[[2010,6,8]]},"location":"Fairfax, VA","end":{"date-parts":[[2010,6,11]]}},"container-title":["Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5633873\/5656325\/05656326.pdf?arnumber=5656326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T08:03:15Z","timestamp":1490083395000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5656326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/rsp.2010.5656326","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}