{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T06:39:45Z","timestamp":1770273585993,"version":"3.49.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/rsp.2012.6380693","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T21:51:28Z","timestamp":1355867488000},"page":"71-77","source":"Crossref","is-referenced-by-count":8,"title":["Design for prototyping of a parameterizable cluster-based Multi-Core System-on-Chip on a multi-FPGA board"],"prefix":"10.1109","author":[{"given":"Qingshan","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthieu","family":"Tuna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/43.273752"},{"key":"22","year":"2002"},{"key":"17","year":"0"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/92.902258"},{"key":"15","article-title":"RAMP Blue: Implementation of a Manycore 1008 Processor FPGA System","author":"burke","year":"2005","journal-title":"Electron Eng"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73625-7_20"},{"key":"13","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1145\/1278480.1278667","article-title":"thousand core chipsa technology perspective","author":"borkar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723118"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391660"},{"key":"21","year":"0"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"20","author":"cheon","year":"2004","journal-title":"Multilevel Circuit Partitioning for Computer-Aided VLSI Design"},{"key":"2","first-page":"418","article-title":"Networks on chip: A new paradigm for systems on chip design","author":"de micheli","year":"2002","journal-title":"Proc Conf Des Autom Test Eur (DATE)"},{"key":"1","year":"2009","journal-title":"The International Technology Roadmap for Semiconductors (ITRS)"},{"key":"10","year":"0"},{"key":"7","year":"2011","journal-title":"FPGA-Based Prototyping Methodology Manual"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.404"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722202"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269065"}],"event":{"name":"2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)","location":"Tampere, Finland","start":{"date-parts":[[2012,10,11]]},"end":{"date-parts":[[2012,10,12]]}},"container-title":["2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6375584\/6380677\/06380693.pdf?arnumber=6380693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T04:23:11Z","timestamp":1498018991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6380693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/rsp.2012.6380693","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}