{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:44:03Z","timestamp":1751093043986,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/rsp.2013.6683951","type":"proceedings-article","created":{"date-parts":[[2014,1,3]],"date-time":"2014-01-03T12:52:49Z","timestamp":1388753569000},"page":"2-8","source":"Crossref","is-referenced-by-count":12,"title":["Routing algorithm for multi-FPGA based systems using multi-point physical tracks"],"prefix":"10.1109","author":[{"given":"Qingshan","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthieu","family":"Tuna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"1999","author":"khalid","journal-title":"Routing architecture and layout synthesis for multi-FPGA systems","key":"19"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/TVLSI.2002.800523"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/TVLSI.2003.810778"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1145\/253052.253136"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TVLSI.2003.812322"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/92.238418"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/CICC.1996.510533"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/54.82034"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1007\/978-3-642-36812-7_20"},{"key":"21","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/IWRSP.2002.1029740"},{"year":"2009","author":"cormen","journal-title":"Introduction to Algorithms","key":"22"},{"year":"0","key":"23"},{"year":"0","key":"24"},{"key":"25","doi-asserted-by":"crossref","first-page":"81","DOI":"10.2197\/ipsjtsldm.3.81","article-title":"Globally optimal timemultiplexing of inter-fpga connections for multi-fpga prototyping systems","volume":"3","author":"inagi","year":"2010","journal-title":"IPSJ Transactions on System LSI Design Methodology"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/2145694.2145720"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1723112.1723116"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1007\/978-3-642-36812-7_24"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/DATE.2004.1269065"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/43.640619"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2013 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2013,10,3]]},"location":"Montreal, QC","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Symposium on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6676470\/6683946\/06683951.pdf?arnumber=6683951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:13:33Z","timestamp":1498094013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6683951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/rsp.2013.6683951","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}