{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:39:36Z","timestamp":1761323976315,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/rsp.2014.6966893","type":"proceedings-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T17:38:08Z","timestamp":1417541888000},"page":"59-64","source":"Crossref","is-referenced-by-count":14,"title":["Wireless network-on-chip: a new era in multi-core chip design"],"prefix":"10.1109","author":[{"given":"Sujay","family":"Deb","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hemanta","family":"Mondal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.176"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200601187"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2005.1499949"},{"key":"16","first-page":"555","article-title":"Performance evaluation and receiver frontend design for on-chip millimeter-wave Wireless Interconnect","author":"yu","year":"2010","journal-title":"Proceeding of the International Conference on Green Computing (IGCC 10)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784673"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.841461"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.997846"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540799"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2008.916912"},{"key":"22","first-page":"88","article-title":"A deadlock-free routing scheme for interconnection networks with irregular Topology","author":"chi","year":"1997","journal-title":"Proc ICPADS"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999974"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457114"},{"key":"26","article-title":"Photonic networks-on-chip: Opportunities and challenges","author":"michele","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS 2008)"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"28","first-page":"33","article-title":"GARNET: A detailed on-chip network model inside a full-system simulator.","author":"niket","year":"2009","journal-title":"IEEE International Symposium on ISPASS"},{"key":"29","first-page":"99","article-title":"Topaz: An open-source interconnection network simulator for chip multiprocessors and supercomputers","author":"pablo","year":"2012","journal-title":"IEEE\/ACM Symposium on Networks on Chip (NoCS)"},{"year":"2007","key":"3"},{"key":"2","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/MM.2008.18","article-title":"Toward ideal on-chip communication using express virtual channels","volume":"28","author":"kumar","year":"2008","journal-title":"IEEE Micro"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1038\/30918"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"30","first-page":"301","article-title":"DVFSenabled sustainable wireless NoC architecture","author":"jacob","year":"2012","journal-title":"Proc IEEE Int SOC Conf (SOCC)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1614320.1614345"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2011.12"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999975"}],"event":{"name":"2014 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2014,10,16]]},"location":"New Delhi, India","end":{"date-parts":[[2014,10,17]]}},"container-title":["2014 25nd IEEE International Symposium on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6963811\/6966680\/06966893.pdf?arnumber=6966893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T21:22:26Z","timestamp":1498166546000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6966893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/rsp.2014.6966893","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}