{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:05:37Z","timestamp":1730293537356,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/rsp.2014.6966894","type":"proceedings-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T22:38:08Z","timestamp":1417559888000},"page":"65-71","source":"Crossref","is-referenced-by-count":0,"title":["Exploration and assessment of memory architectures for densely-deployed embedded sensor networks"],"prefix":"10.1109","author":[{"given":"Azim","family":"Abdool","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cathy-Ann","family":"Radix","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"Rocke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"197","article-title":"Energy optimization of subthresholdvoltage sensor network processors","author":"nazhandali","year":"2005","journal-title":"ISCA '05 Proceedings of the 2005 International Symposium on Computer Architecture"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.72"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526017"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-wss.2011.0162"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.72"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808419"},{"journal-title":"Instrumenting the Earth Next-generation Sensor Networks and Environmental Science","year":"2009","author":"lehning","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.156"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSW.2002.1030829"},{"journal-title":"M-dimensional Computer Memory with (M-1)-dimensional Hyperplane Access","year":"1993","author":"parks","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1022594.1022596"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/565702.565708"},{"journal-title":"The Scratchpad Memory Management Unit for Microblaze Implementation","year":"2009","author":"whitham","key":"24"},{"journal-title":"Xilinx Inc LogiCORE IP Processor Local Bus (PLB)","year":"2010","key":"25"},{"journal-title":"Xilinx Inc Microblaze Processor Reference Guide","year":"2011","key":"26"},{"journal-title":"Xilinx Inc","year":"2012","key":"27"},{"journal-title":"Xilinx Inc Xilinx Univeristy Program","year":"2013","key":"28"},{"key":"3","first-page":"1674","article-title":"Address computation in configurable parallel memory architecture","volume":"87","author":"aho","year":"2004","journal-title":"IEICE Transactions on Information and Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6309-2_1"},{"journal-title":"An Overview of Embedded Sensor Networks","year":"2005","author":"heidemann","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548689"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2011.12.006"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICBN.2005.1589707"},{"key":"5","first-page":"155","article-title":"A ternary contentaddressable memory (tcam) based on 4t static storage and including a current-race sensing scheme. Solid-State Circuits","volume":"38","author":"arsovski","year":"2003","journal-title":"IEEE Journal of"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2004.1303478"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDSO.2006.19"},{"journal-title":"Xilinx XUPV5-LX110T Evaluation Platform","year":"0","key":"8"}],"event":{"name":"2014 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2014,10,16]]},"location":"New Delhi, India","end":{"date-parts":[[2014,10,17]]}},"container-title":["2014 25nd IEEE International Symposium on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6963811\/6966680\/06966894.pdf?arnumber=6966894","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:45:37Z","timestamp":1490316337000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6966894\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/rsp.2014.6966894","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}