{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:15:11Z","timestamp":1758892511351,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/rsp.2014.6966896","type":"proceedings-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T17:38:08Z","timestamp":1417541888000},"page":"78-84","source":"Crossref","is-referenced-by-count":3,"title":["A multi-stage thermal management strategy for 3D multicores"],"prefix":"10.1109","author":[{"given":"Dipika","family":"Suresh","sequence":"first","affiliation":[]},{"given":"Amit","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"83","volume":"28","author":"brooks","year":"2000","journal-title":"Wattch A framework for Architectural-Level Power Analysis and Optimizations"},{"key":"2","first-page":"1","article-title":"Understanding the Impact of 3D Stacked Layouts on ILP","volume":"9","author":"awasthi","year":"2007","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554447"},{"journal-title":"Temperature Aware Floorplanning","year":"2005","author":"han","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885064"},{"journal-title":"Thermal Aware Mapping of Streaming Applications on 3D Multi-Processor Systems","year":"2012","author":"cox","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647690"},{"key":"8","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","article-title":"HotSpot: A compact thermal modeling methodology for early-stage VLSI design","volume":"14","author":"huang","year":"2006","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2007.352405"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.27"}],"event":{"name":"2014 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2014,10,16]]},"location":"New Delhi, India","end":{"date-parts":[[2014,10,17]]}},"container-title":["2014 25nd IEEE International Symposium on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6963811\/6966680\/06966896.pdf?arnumber=6966896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T21:22:26Z","timestamp":1498166546000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6966896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/rsp.2014.6966896","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}