{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:27:10Z","timestamp":1725409630183},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/rsp.2014.6966897","type":"proceedings-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T22:38:08Z","timestamp":1417559888000},"page":"86-92","source":"Crossref","is-referenced-by-count":0,"title":["DRAC: a dynamically reconfigurable active L1 cache model for hybrid prototyping of multicore embedded systems"],"prefix":"10.1109","author":[{"given":"Ali","family":"Barzegar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ehsan","family":"Saboori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samar","family":"Abdi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Xilinx Inc ISE Design Suite Embedded Edition","year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117211"},{"key":"11","first-page":"552","article-title":"Reconfigurable address collector and flying cache simulator","author":"yoon","year":"1997","journal-title":"HPCA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.347997"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.330"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629973"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403380"},{"key":"10","article-title":"An observable data cache model for fpga prototyping","author":"ravishankar","year":"2013","journal-title":"Digital System Design (DSD) 2012 15th Euromicro Conference Sep"},{"key":"7","article-title":"Transaction level modeling of computation","author":"domer","year":"2006","journal-title":"Center for Embedded Comp Systems Technical Report"},{"key":"6","article-title":"Hybrid source-level simulation of data caches using abstractcache models","author":"stattelmann","year":"2012","journal-title":"DATE 12 Proceedings of the Conference on Design"},{"journal-title":"MMCacheSim A Highly Configurable Matrix Multiplication Cache Simulator","year":"0","key":"5"},{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"2012","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358016"},{"key":"8","article-title":"High speed hardware\/software co-verification with CPU model generator from software code","author":"araki","year":"2006","journal-title":"InterDesign Technologies Inc"}],"event":{"name":"2014 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2014,10,16]]},"location":"New Delhi, India","end":{"date-parts":[[2014,10,17]]}},"container-title":["2014 25nd IEEE International Symposium on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6963811\/6966680\/06966897.pdf?arnumber=6966897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:05:35Z","timestamp":1490317535000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6966897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/rsp.2014.6966897","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}