{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:51:49Z","timestamp":1729626709478,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/rsp.2015.7416548","type":"proceedings-article","created":{"date-parts":[[2016,2,25]],"date-time":"2016-02-25T16:22:08Z","timestamp":1456417328000},"page":"61-67","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic data flow analysis for NoC based application synthesis"],"prefix":"10.1109","author":[{"given":"Matthieu","family":"Payet","sequence":"first","affiliation":[]},{"given":"Virginie","family":"Fresse","sequence":"additional","affiliation":[]},{"given":"Frederic","family":"Rousseau","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Remy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039392"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2015.07.225"},{"key":"ref12","article-title":"Survey of high-level synthesis techniques for area, delay and power optimization","volume":"32","author":"logesh","year":"2011","journal-title":"International Journal of Computer Applications"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887923"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339372"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.03.006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.221"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref4","first-page":"21","article-title":"Survey of network on chip (noc) architectures & contributions","volume":"3","author":"agarwal","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.106"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0164-1212(85)90004-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48294-6_4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"article-title":"Optimizing compilers for modern architectures: a dependence-based approach","year":"0","author":"allen","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.91"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"}],"event":{"name":"2015 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2015,10,8]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2015,10,9]]}},"container-title":["2015 International Symposium on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7411942\/7416534\/07416548.pdf?arnumber=7416548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T02:57:40Z","timestamp":1498273060000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7416548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/rsp.2015.7416548","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}