{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:27:51Z","timestamp":1758893271598},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/rsp.2015.7416555","type":"proceedings-article","created":{"date-parts":[[2016,2,25]],"date-time":"2016-02-25T16:22:08Z","timestamp":1456417328000},"page":"112-118","source":"Crossref","is-referenced-by-count":5,"title":["Generic scrubbing-based architecture for custom error correction algorithms"],"prefix":"10.1109","author":[{"given":"Rui","family":"Santos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shyamsundar","family":"Venkataraman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927448"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219084"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593191"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.09.006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2229710"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662506"},{"article-title":"Improving the Reliability of Xilinx 7 Series FPGAs through Configuration Scrubbing","year":"2014","author":"harding","key":"ref18"},{"journal-title":"Virtex-6 FPGA Configuration User Guide","year":"2014","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1543136.1542464"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228803"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272543"},{"key":"ref5","article-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration","author":"carmichael","year":"2000","journal-title":"XILINX Tech Rep"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2095435"},{"key":"ref7","article-title":"SEU Strategies for Virtex-5 Devices","author":"chapman","year":"2010","journal-title":"Xilinx Application Note"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"journal-title":"Fault-Tolerant Systems","year":"2007","author":"koren","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2010.5637493"},{"journal-title":"Virtex-5 FPGA Configuration User Guide","year":"2008","key":"ref20"},{"journal-title":"VirtexR-6 FPGA ML605 Hardware User Guide","year":"2012","key":"ref22"},{"journal-title":"ML505\/ML506 Evaluation Platform User Guide","year":"2011","key":"ref21"}],"event":{"name":"2015 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2015,10,8]]},"location":"Amsterdam","end":{"date-parts":[[2015,10,9]]}},"container-title":["2015 International Symposium on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7411942\/7416534\/07416555.pdf?arnumber=7416555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T17:54:00Z","timestamp":1580925240000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7416555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/rsp.2015.7416555","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}