{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:55:44Z","timestamp":1725616544086},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/rsp.2015.7416557","type":"proceedings-article","created":{"date-parts":[[2016,2,25]],"date-time":"2016-02-25T21:22:08Z","timestamp":1456435328000},"page":"126-132","source":"Crossref","is-referenced-by-count":1,"title":["Hard block reduction and synthesis improvements in Odin II"],"prefix":"10.1109","author":[{"given":"Bo","family":"Yan","sequence":"first","affiliation":[]},{"given":"Kenneth B.","family":"Kent","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Wikipedia org","article-title":"Field-programmable gate array","year":"2013","key":"ref10"},{"article-title":"FPGA architecture for the challenge","year":"0","author":"betz","key":"ref11"},{"journal-title":"University Of California Berkeley","article-title":"Berkeley logic interchange format (BLIF)","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"article-title":"vtr-verilog-to-routing","year":"0","author":"rose","key":"ref14"},{"key":"ref15","first-page":"117","author":"lee","year":"2002","journal-title":"Verilog QuickStart A Practical Guide to Simulation and Synthesis in Verilog"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2012.6380701"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145737"},{"key":"ref8","first-page":"24","article-title":"ABC: A system for sequential synthesis and verification","year":"2012","journal-title":"Berkeley Verification and Synthesis Research Center"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339260"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"journal-title":"Altera com","article-title":"FPGAS","year":"2013","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"}],"event":{"name":"2015 International Symposium on Rapid System Prototyping (RSP)","start":{"date-parts":[[2015,10,8]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2015,10,9]]}},"container-title":["2015 International Symposium on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7411942\/7416534\/07416557.pdf?arnumber=7416557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:34:09Z","timestamp":1490304849000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7416557\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/rsp.2015.7416557","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}