{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:05:49Z","timestamp":1730293549599,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,24]],"date-time":"2020-09-24T00:00:00Z","timestamp":1600905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,24]],"date-time":"2020-09-24T00:00:00Z","timestamp":1600905600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,24]],"date-time":"2020-09-24T00:00:00Z","timestamp":1600905600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,24]]},"DOI":"10.1109\/rsp51120.2020.9244852","type":"proceedings-article","created":{"date-parts":[[2020,11,4]],"date-time":"2020-11-04T21:13:22Z","timestamp":1604524402000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["(System)Verilog to Chisel Translation for Faster Hardware Design"],"prefix":"10.1109","author":[{"given":"Jean","family":"Bruant","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Henri","family":"Horrein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Muller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tristan","family":"Groleat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745140"},{"key":"ref11","first-page":"26","article-title":"Automatic detection and elision of reset subcircuits","author":"patros","year":"2016","journal-title":"Proc of the 27th International Symposium on Rapid System Prototyping"},{"key":"ref12","article-title":"Asynchronous & synchronous reset design techniques-part deux","volume":"9","author":"cummings","year":"2003","journal-title":"SNUG Boston"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993548"},{"journal-title":"Simple","year":"2020","author":"behl","key":"ref15"},{"journal-title":"PicoRV32 - A Size-Optimized RISC-V CPU","year":"2020","author":"wolf","key":"ref16"},{"key":"ref17","first-page":"84","article-title":"MyHDL: a python-based hardware description language","author":"decaluwe","year":"2004","journal-title":"Linux Journal"},{"journal-title":"Migen A python toolbox for building complex digital hardware","year":"2020","author":"bourdeauducq","key":"ref18"},{"key":"ref19","article-title":"SpinalHDL: An alternative hardware description language","author":"papon","year":"2017","journal-title":"FOSDEM"},{"journal-title":"The rocket chip generator","year":"2016","author":"asanovic","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271057"},{"journal-title":"sv2chisel (System)Verilog to Chisel translator","year":"2020","author":"bruant","key":"ref8"},{"key":"ref7","first-page":"24","article-title":"Synthesizing SystemVerilog: busting the myth that SystemVerilog is only for verification","author":"sutherland","year":"2013","journal-title":"Silicon Valley"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2436256.2436271"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSM.1998.738514"}],"event":{"name":"2020 IEEE International Workshop on Rapid System Prototyping (RSP)","start":{"date-parts":[[2020,9,24]]},"location":"Hamburg, Germany","end":{"date-parts":[[2020,9,25]]}},"container-title":["2020 International Workshop on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9244848\/9244849\/09244852.pdf?arnumber=9244852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:53:49Z","timestamp":1656453229000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9244852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,24]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/rsp51120.2020.9244852","relation":{},"subject":[],"published":{"date-parts":[[2020,9,24]]}}}