{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:57:59Z","timestamp":1725602279736},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,14]],"date-time":"2021-10-14T00:00:00Z","timestamp":1634169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,14]],"date-time":"2021-10-14T00:00:00Z","timestamp":1634169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,14]]},"DOI":"10.1109\/rsp53691.2021.9806222","type":"proceedings-article","created":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T16:57:00Z","timestamp":1656349020000},"page":"15-21","source":"Crossref","is-referenced-by-count":0,"title":["Prototyping FPGA through overlays"],"prefix":"10.1109","author":[{"given":"Theotime","family":"Bollengier","sequence":"first","affiliation":[{"name":"ENSTA Bretagne,Lab-STICC, UMR 6523,Brest,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Loic","family":"Lagadec","sequence":"additional","affiliation":[{"name":"ENSTA Bretagne,Lab-STICC, UMR 6523,Brest,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ciprian","family":"Teodorov","sequence":"additional","affiliation":[{"name":"ENSTA Bretagne,Lab-STICC, UMR 6523,Brest,France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"123","article-title":"The SKINNY family of block ciphers and its low-latency variant MANTIS","author":"beierle","year":"2016","journal-title":"Annual International Cryptology Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL49045.2020.000-6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3337801.3337818"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280115"},{"year":"0","key":"ref14","article-title":"Innovate by reaching for the open source FPGA tooling"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56258-2_9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_37"},{"article-title":"GHDL, a VHDL analyzer, compiler, simulator and synthesizer","year":"0","author":"gingold","key":"ref28"},{"key":"ref4","article-title":"Architecture Exploration for HLS-Oriented FPGA Debug Overlays","author":"al-shahna","year":"2019","journal-title":"Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"year":"0","key":"ref3","article-title":"eFPGA IP Cores v5"},{"year":"0","key":"ref6","article-title":"Speedcore Embedded FPGA IP"},{"year":"0","key":"ref29","article-title":"IC’Alps: Unlock the potential of Application Specific Integrated Circuits (ASIC)"},{"article-title":"Add Flexibility To Your SoC Accelerate Key Workloads","year":"0","author":"logic","key":"ref5"},{"key":"ref8","first-page":"1","article-title":"Synthesizable FPGA fabrics tar-getable by the Verilog-to-Routing (VTR) CAD flow","author":"kim","year":"2015","journal-title":"Field Programmable Logic and Applications (FPL) 2015 25th International Conference on"},{"year":"0","key":"ref7","article-title":"EOS S3: MCU + eFPGA SoC with 100% Open Source Development Tools"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021770"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439294"},{"key":"ref20","first-page":"285","article-title":"FPGA overlays","author":"kwok-hay so","year":"2016","journal-title":"FPGAs for Software Programmers"},{"article-title":"Argen GitLab","year":"0","author":"bollengier","key":"ref22"},{"article-title":"A Survey of System Architectures and Techniques for FPGA Virtualization","year":"0","author":"masudul","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.06.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"}],"event":{"name":"2021 IEEE International Workshop on Rapid System Prototyping (RSP)","start":{"date-parts":[[2021,10,14]]},"location":"Paris, France","end":{"date-parts":[[2021,10,14]]}},"container-title":["2021 IEEE International Workshop on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9806044\/9806146\/09806222.pdf?arnumber=9806222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,5]],"date-time":"2022-09-05T16:20:42Z","timestamp":1662394842000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9806222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,14]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/rsp53691.2021.9806222","relation":{},"subject":[],"published":{"date-parts":[[2021,10,14]]}}}