{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:50:48Z","timestamp":1725717048838},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T00:00:00Z","timestamp":1665619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T00:00:00Z","timestamp":1665619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,13]]},"DOI":"10.1109\/rsp57251.2022.10039003","type":"proceedings-article","created":{"date-parts":[[2023,2,23]],"date-time":"2023-02-23T21:23:54Z","timestamp":1677187434000},"page":"43-49","source":"Crossref","is-referenced-by-count":0,"title":["Automatically Restructuring HDL Modules for Improved Reusability in Rapid Synthesis"],"prefix":"10.1109","author":[{"given":"Jakob","family":"Wenzel","sequence":"first","affiliation":[{"name":"Technische Universität Darmstadt,Computer Systems Group,Darmstadt,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[{"name":"Technische Universität Darmstadt,Computer Systems Group,Darmstadt,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Git repository","author":"Wenzel","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681429"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2990299.2990314"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-17227-5_25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718361"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-8776-9"},{"volume-title":"Yosys open synthesis suite","author":"Wolf","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2998435"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/1742-5468\/2008\/10\/P10008"},{"key":"ref12","first-page":"1","article-title":"IEEE Standard for Verilog Hardware Description Language","year":"2006","journal-title":"IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)"},{"key":"ref13","first-page":"1","article-title":"IEC\/IEEE International Standard-Verilog (R) Register Transfer Level Synthesis","year":"2005","journal-title":"IEC 62142-2005 First edition 2005-06 IEEE Std 1364. 1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380763"}],"event":{"name":"2022 IEEE International Workshop on Rapid System Prototyping (RSP)","start":{"date-parts":[[2022,10,13]]},"location":"Shanghai, China","end":{"date-parts":[[2022,10,13]]}},"container-title":["2022 IEEE International Workshop on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10038988\/10038998\/10039003.pdf?arnumber=10039003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T15:07:02Z","timestamp":1707836822000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10039003\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,13]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/rsp57251.2022.10039003","relation":{},"subject":[],"published":{"date-parts":[[2022,10,13]]}}}