{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:19:34Z","timestamp":1775326774944,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T00:00:00Z","timestamp":1665619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T00:00:00Z","timestamp":1665619200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,13]]},"DOI":"10.1109\/rsp57251.2022.10039031","type":"proceedings-article","created":{"date-parts":[[2023,2,23]],"date-time":"2023-02-23T16:23:54Z","timestamp":1677169434000},"page":"50-56","source":"Crossref","is-referenced-by-count":3,"title":["A framework that enables systematic analysis of mixed-signal applications on FPGA"],"prefix":"10.1109","author":[{"given":"Gabriel","family":"Rutsch","sequence":"first","affiliation":[{"name":"Infineon Technologies AG,Neubiberg,Germany"}]},{"given":"Maximilian","family":"Groebner","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Neubiberg,Germany"}]},{"given":"Anthony","family":"Sanders","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Neubiberg,Germany"}]},{"given":"Konrad","family":"Maier","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Neubiberg,Germany"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Neubiberg,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00022"},{"key":"ref2","article-title":"Hardware software Co-debugging for Reconfig-urable Computing","volume-title":"Proceedings IEEE International High-Level Design Validation and Test Workshop","author":"Tomko"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2004.1349442"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929530"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPS.2012.6384314"},{"key":"ref6","article-title":"Boosting mixed-signal design productivity with FPGA-based methods throughout the chip design process","volume-title":"Design and Verification Conference in Europe","author":"Rutsch"},{"key":"ref7","volume-title":"anasymod","author":"Rutsch","year":"2021"},{"key":"ref8","volume-title":"msdsl","author":"Herbst","year":"2021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3102516"},{"key":"ref10","volume-title":"Digital Transformation and Its Impact on New-Product Management for Manufacturers","author":"Cooper"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714828"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2012.04.022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3122397"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240808"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001419"},{"key":"ref16","first-page":"1","article-title":"Real-timeemulation of block-based analog circuits on an FPGA","volume-title":"2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","author":"Tertel"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"}],"event":{"name":"2022 IEEE International Workshop on Rapid System Prototyping (RSP)","location":"Shanghai, China","start":{"date-parts":[[2022,10,13]]},"end":{"date-parts":[[2022,10,13]]}},"container-title":["2022 IEEE International Workshop on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10038988\/10038998\/10039031.pdf?arnumber=10039031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:22:47Z","timestamp":1706059367000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10039031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,13]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/rsp57251.2022.10039031","relation":{},"subject":[],"published":{"date-parts":[[2022,10,13]]}}}