{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T23:36:30Z","timestamp":1772580990973,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,3]],"date-time":"2024-10-03T00:00:00Z","timestamp":1727913600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,3]],"date-time":"2024-10-03T00:00:00Z","timestamp":1727913600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000240","name":"New Brunswick Innovation Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000240","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,3]]},"DOI":"10.1109\/rsp64122.2024.10871064","type":"proceedings-article","created":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T18:20:48Z","timestamp":1739298048000},"page":"56-62","source":"Crossref","is-referenced-by-count":1,"title":["Enhancing the VTR Flow: Integration of ABC9 via Yosys for Better Technology Mapping and Optimization"],"prefix":"10.1109","author":[{"given":"Navid","family":"Jafarof","sequence":"first","affiliation":[{"name":"University of New Brunswick,Faculty of Computer Science,Fredericton,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenneth B.","family":"Kent","sequence":"additional","affiliation":[{"name":"University of New Brunswick,Faculty of Computer Science,Fredericton,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137310"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929192"},{"key":"ref7","volume-title":"Verilog to Routing (VTR) Documentation","year":"2024"},{"key":"ref8","article-title":"Parmys: ODIN II Intelligent Partial Mapper for Yosys Synthesis Suite","volume-title":"MA thesis","author":"Khadivi","year":"2023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","volume-title":"International Conference on Field-Programmable Logic and Applications","author":"Betz"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00026"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"ref13","volume-title":"Berkeley Logic Interchange Format (BLIF)","year":"1992"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/mdt.1985.294686"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294007"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3272582"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375380"},{"issue":"7","key":"ref19","first-page":"579","article-title":"Multilayer perceptron and neural networks","volume":"8","author":"Popescu","year":"2009","journal-title":"WSEAS Transactions on Circuits and Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00035"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tnn.1998.712192"}],"event":{"name":"2024 IEEE International Workshop on Rapid System Prototyping (RSP)","location":"Raleigh, NC, USA","start":{"date-parts":[[2024,10,3]]},"end":{"date-parts":[[2024,10,3]]}},"container-title":["2024 International Workshop on Rapid System Prototyping (RSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10870368\/10870893\/10871064.pdf?arnumber=10871064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T07:09:35Z","timestamp":1739344175000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10871064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/rsp64122.2024.10871064","relation":{},"subject":[],"published":{"date-parts":[[2024,10,3]]}}}