{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:39Z","timestamp":1772725659451,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/rtas.2013.6531080","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T14:55:18Z","timestamp":1372172118000},"page":"65-74","source":"Crossref","is-referenced-by-count":27,"title":["Measurement-based modeling of the cache replacement policy"],"prefix":"10.1109","author":[{"given":"A.","family":"Abel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Reineke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69330-7_16"},{"key":"17","first-page":"432","article-title":"Accurate cache and TLB characterization using hardware counters","author":"dongarra","year":"2004","journal-title":"Proceedings of the International Conference on Computational Science"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990684"},{"key":"15","author":"singhal","year":"2012","journal-title":"Personal communication"},{"key":"16","first-page":"65","article-title":"Exact cache characterization by experimental parameter extraction","author":"john","year":"2007","journal-title":"Proceedings of the 15th International Conference on Real-Time and Network Systems"},{"key":"13","first-page":"7","article-title":"PAPI: A portable interface to hardware performance counters","author":"mucci","year":"1999","journal-title":"Proc DoD HPC Users Group Conf"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375665"},{"key":"11","author":"abel","year":"2012","journal-title":"Measurement-based Inference of the Cache Hierarchy"},{"key":"12","article-title":"Automatic cache modeling by measurements","author":"abel","year":"2012","journal-title":"6th Junior Researcher Workshop on Real-Time Computing (In Conjunction with RTNS)"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_5"},{"key":"20","author":"manegold","year":"2004","journal-title":"The Calibrator (v0 9e) a Cache-Memory and TLB Calibration Tool"},{"key":"22","first-page":"383","article-title":"Measuring data cache and TLB parameters under Linux","author":"thomborson","year":"2000","journal-title":"Proceedings of the Symposium on Performance Evaluation of Computer and Telecommunication Systems"},{"key":"23","author":"blanquer","year":"2000","journal-title":"MOB A Memory Organization Benchmark"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/12.467697"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065045"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254116"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(87)90052-6"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1007\/BF00116828"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(00)00087-9"},{"key":"2","first-page":"23","article-title":"PTLsim: A cycle accurate full system x86-64 microarchitectural simulator","author":"yourst","year":"2007","journal-title":"ISPASS"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064233"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24372-1_26"},{"key":"7","first-page":"11","article-title":"STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud","author":"kim","year":"2012","journal-title":"Proceedings of the 21st USENIX Security Symposium USENIX Association"},{"key":"6","author":"cooper et al","year":"2010","journal-title":"The Platform-aware Compilation Environment Preliminary Design Document"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27940-9_17"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263662"},{"key":"9","author":"grund","year":"2012","journal-title":"Static Cache Analysis for Real-time Systems-LRU FIFO PLRU"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"}],"event":{"name":"2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Philadelphia, PA","start":{"date-parts":[[2013,4,9]]},"end":{"date-parts":[[2013,4,11]]}},"container-title":["2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6523367\/6531071\/06531080.pdf?arnumber=6531080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:37:52Z","timestamp":1490215072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6531080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/rtas.2013.6531080","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}