{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:09:25Z","timestamp":1777651765195,"version":"3.51.4"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/rtas.2014.6925999","type":"proceedings-article","created":{"date-parts":[[2015,1,21]],"date-time":"2015-01-21T19:35:37Z","timestamp":1421868937000},"page":"155-166","source":"Crossref","is-referenced-by-count":177,"title":["PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms"],"prefix":"10.1109","author":[{"given":"Heechul","family":"Yun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng-Pei","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"ref10","author":"jacob","year":"2010","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref11","article-title":"Memory characterization of workloads using instrumentation-driven simulation: a pin-based memory characterization of the SPEC CPU2000 and SPEC CPU2006 benchmark suites","author":"jaleel","year":"2007","journal-title":"Intel Corporation VSSAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2451512.2451543"},{"key":"ref13","year":"2012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342546"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/365628.365655"},{"key":"ref17","article-title":"Local and remote memory: Memory in a Linux\/NUMA system","author":"lameter","year":"2006","journal-title":"Linux Symposium"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601360"},{"key":"ref19","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Proc High Performance Computer Architecture (HPCA)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref4","article-title":"Resource containers: A new facility for resource management in server systems","author":"banga","year":"1999","journal-title":"Proc of USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370894"},{"key":"ref29","article-title":"MemGuard: Memory Bandwidth Reservation System for Efficient Performance Isolation in Multi-core Platforms","author":"yun","year":"2013","journal-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1966445.1966468"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.11"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.118"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref9","year":"2012","journal-title":"Intel Intel &#x00AE;64 and IA-32 Architectures Optimization Reference Manual"},{"key":"ref1","article-title":"The Growing Importance of Big Data and Real-Time Analytics","year":"2012","journal-title":"Technical Report Intel Corp"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451137"},{"key":"ref26","article-title":"Making Shared Caches More Predictable on Multicore Platforms","author":"ward","year":"2013","journal-title":"Euromicro Conference on Real-Time Systems (ECRTS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771796"}],"event":{"name":"2014 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Berlin, Germany","start":{"date-parts":[[2014,4,15]]},"end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6917167\/6925980\/06925999.pdf?arnumber=6925999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:37:14Z","timestamp":1490319434000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6925999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/rtas.2014.6925999","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}