{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:53Z","timestamp":1761581273466,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/rtas.2014.6926001","type":"proceedings-article","created":{"date-parts":[[2015,1,21]],"date-time":"2015-01-21T19:35:37Z","timestamp":1421868937000},"page":"179-188","source":"Crossref","is-referenced-by-count":17,"title":["WCET-aware dynamic code management on scratchpads for Software-Managed Multicores"],"prefix":"10.1109","author":[{"given":"Yooseong","family":"Kim","sequence":"first","affiliation":[]},{"given":"David","family":"Broman","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Aviral","family":"Shrivastaval","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364510"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879030"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540773"},{"key":"ref14","first-page":"569","article-title":"SDRM: Simultaneous Determination of Regions and Function-to-region Mapping for Scratchpad Memories","author":"pabalkar","year":"2008","journal-title":"Proceedings of the International Conference on High Performance Computing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879011"},{"key":"ref16","article-title":"The Mälardalen WCET Benchmarks - Past, Present and Future","author":"gustafsson","year":"2010","journal-title":"Proc Int Workshop Worst-Case Execution Time Anal"},{"key":"ref17","first-page":"3","article-title":"MiBench: A Free, Commercially Representative Embedded Benchmark Suite","author":"guthaus","year":"2001","journal-title":"Proceedings of the International Workshop on Workload Characterization"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"journal-title":"Applied Integer Programming Modeling and Solution","year":"2010","author":"chen","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9101-x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442129"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1145\/2259016.2259023","article-title":"WCET-Aware Static Locking of Jnstruction Caches","author":"plazar","year":"2012","journal-title":"Proceedings of the International Symposium on Code Generation and Optimization"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925994"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378622"},{"key":"ref29","article-title":"Precision Timed Infrastructure: Design Challenges","author":"broman","year":"2013","journal-title":"Proceedings of the Electronic System Level Syntes Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488918"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.26"},{"key":"ref2","first-page":"389","article-title":"Temporal issues in cyber-physical systems","volume":"93","author":"broman","year":"2013","journal-title":"Journal of Indian Institute of Science"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658998"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0676-1"},{"journal-title":"ARM Architecture Reference Manual","year":"2000","author":"seal","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629371"},{"key":"ref24","first-page":"329","article-title":"Memory Coloring: A Compiler Approach for Scratchpad Memory Management","author":"li","year":"2005","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"journal-title":"WCET-Centric Code Allocation for Scratchpad Memories","year":"2008","author":"kleinsorge","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269069"}],"event":{"name":"2014 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2014,4,15]]},"location":"Berlin, Germany","end":{"date-parts":[[2014,4,17]]}},"container-title":["2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6917167\/6925980\/06926001.pdf?arnumber=6926001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T07:05:09Z","timestamp":1690873509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6926001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/rtas.2014.6926001","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}