{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:47:30Z","timestamp":1725623250909},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/rtas.2015.7108413","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T20:03:54Z","timestamp":1432065834000},"page":"24-36","source":"Crossref","is-referenced-by-count":2,"title":["Top-down and bottom-up multi-level cache analysis for WCET estimation"],"prefix":"10.1109","author":[{"given":"Zhenkai","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xenofon","family":"Koutsoukos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/RTAS.2011.27"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ECRTS.2011.9"},{"key":"ref12","first-page":"1","article-title":"WCET Analysis of Multi-Level Set-Associative Data Caches","author":"lesage","year":"2009","journal-title":"WCET'09"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/RTSS.2009.32"},{"key":"ref14","first-page":"456","article-title":"Performance analysis of embedded software using implicit path enumeration","author":"li","year":"1995","journal-title":"DAC-95"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/RTSS.2010.30"},{"key":"ref16","first-page":"29","article-title":"Timing predictions for multi-level caches","author":"mueller","year":"1997","journal-title":"ACM SIGPLAN Workshop on Language Compiler and Tool Support for Real-Time Systems"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1023\/A:1008145215849"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/RTSS.2010.8"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1023\/A:1008141130870"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/RTSS.2009.20"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/RTAS.2012.26"},{"key":"ref6","first-page":"137","article-title":"The Mälardalen WCET benchmarks-past, present and future","author":"gustafsson","year":"2010","journal-title":"WCET '10"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2435227.2435236"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/RTSS.2008.10"},{"key":"ref7","first-page":"68","article-title":"Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches","author":"hardy","year":"2009","journal-title":"RTSS '09"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ECRTS.2008.34"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISCA.1988.5212"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1016\/j.sysarc.2010.08.007"},{"key":"ref20","first-page":"80","article-title":"Wcet analysis for multi-core processors with shared 12 instruction caches","author":"yan","year":"2008","journal-title":"RTAS'08"}],"event":{"name":"2015 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2015,4,13]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2015,4,16]]}},"container-title":["21st IEEE Real-Time and Embedded Technology and Applications Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7106274\/7108386\/07108413.pdf?arnumber=7108413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:16:14Z","timestamp":1490379374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7108413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/rtas.2015.7108413","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}