{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:41:36Z","timestamp":1729658496515,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/rtas.2015.7108439","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T16:03:54Z","timestamp":1432051434000},"page":"161-171","source":"Crossref","is-referenced-by-count":12,"title":["An efficient configuration methodology for time-division multiplexed single resources"],"prefix":"10.1109","author":[{"given":"Benny","family":"Akesson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anna","family":"Minaeva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Premysl","family":"Sucha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Nelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zdenek","family":"Hanzalek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2011.5782638"},{"key":"ref31","article-title":"Qos for high-performance and power-efficient hd multimedia","author":"stevens","year":"2010","journal-title":"ARM White paper"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.36"},{"key":"ref34","article-title":"Memory-Map Selection for Firm Real-Time Memory Controllers","author":"goossens","year":"2012","journal-title":"Proc DATE"},{"key":"ref10","article-title":"Bus access optimization for predictable implementation of realtime applications on multiprocessor systems-on-chip","author":"ros\u00e9n","year":"2007","journal-title":"Proc RTSS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"},{"key":"ref12","article-title":"Worst-case response time analysis of resource access models in multi-core systems","author":"schranznoter","year":"2010","journal-title":"Proc DAC"},{"key":"ref13","article-title":"Timing Analysis for TDMA Arbitration in Resource Sharing Systems","author":"schranznoter","year":"2010","journal-title":"Proc RTAS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380518"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/68432"},{"key":"ref18","article-title":"Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip","author":"lu","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.270"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.cor.2009.12.011"},{"key":"ref4","article-title":"The Case for the Precision Timed (PRET) Machine","author":"edwards","year":"2007","journal-title":"Proc DAC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1287\/moor.27.3.518.314"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2544350.2544353"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658989"},{"journal-title":"DDR3 SDRAM Spectjtcation JESD\/9-3F ed JEDEC Sohd State Technology Association","year":"2012","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/90.731196"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.118"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.116"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090858"},{"key":"ref9","article-title":"Performance analysis of SoC architectures based on latency-rate servers","author":"vink","year":"2008","journal-title":"Proc DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090857"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1023\/A:1008052406396","article-title":"Synthesis of embedded software from synchronous dataflow specifications","volume":"21","author":"bhattacharyya","year":"1999","journal-title":"Journal of VLSI Signal Processing Systems for Signal Image and Video Technology"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289941"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.58"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/18.61109"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1269843.1269846"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2000","author":"sriram","key":"ref25"}],"event":{"name":"2015 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2015,4,13]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2015,4,16]]}},"container-title":["21st IEEE Real-Time and Embedded Technology and Applications Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7106274\/7108386\/07108439.pdf?arnumber=7108439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T07:56:18Z","timestamp":1498204578000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7108439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/rtas.2015.7108439","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}