{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T07:09:40Z","timestamp":1769843380703,"version":"3.49.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/rtas.2015.7108453","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T16:03:54Z","timestamp":1432051434000},"page":"297-306","source":"Crossref","is-referenced-by-count":14,"title":["Reverse-engineering embedded memory controllers through latency-based analysis"],"prefix":"10.1109","author":[{"given":"Mohamed","family":"Hassan","sequence":"first","affiliation":[]},{"given":"Anirudh M.","family":"Kaushik","sequence":"additional","affiliation":[]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990684"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1071690.1064233"},{"key":"ref13","first-page":"383","article-title":"Measuring data cache and TLB parameters under Linux","author":"thomborson","year":"2000","journal-title":"Proceedings of the Symposium on Performance Evaluation of Computer and Telecommunication Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451137"},{"key":"ref16","article-title":"Bounding memory interference delay in COTS-based multicore systems","author":"kim","year":"2014","journal-title":"Technical Report CMU\/SEI-2014-TR-003 Software Engineering Institute Carnegie Mellon University Tech Rep"},{"key":"ref17","article-title":"Macsim: A CPU-GPU heterogeneous simulation framework","author":"hyesoon","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref19","author":"jacob","year":"2010","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref8","first-page":"65","article-title":"Exact cache characterization by experimental parameter extraction","author":"john","year":"2007","journal-title":"Proceedings of the 15th International Conference on Real-Time and Network Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.118"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643539"},{"key":"ref9","first-page":"432","article-title":"Accurate cache and TLB characterization using hardware counters","author":"dongarra","year":"2004","journal-title":"Computational Science"},{"key":"ref20","article-title":"JEDEC DDR3 SDRAM specifications JESD 79–3D","year":"0"},{"key":"ref22","first-page":"32","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture ACM"},{"key":"ref21","article-title":"Intel Xeon Processor X5650","year":"0","journal-title":"Intel"},{"key":"ref24","article-title":"Intel Xeon Processor E7 family Uncore Performance Monitoring programming guide","year":"2011"},{"key":"ref23","first-page":"301","article-title":"Reducing DRAM latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"High-Performance Computer Architecture 2001 HPCA The Seventh International Symposium on"}],"event":{"name":"2015 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Seattle, WA, USA","start":{"date-parts":[[2015,4,13]]},"end":{"date-parts":[[2015,4,16]]}},"container-title":["21st IEEE Real-Time and Embedded Technology and Applications Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7106274\/7108386\/07108453.pdf?arnumber=7108453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:46:11Z","timestamp":1490366771000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7108453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/rtas.2015.7108453","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}