{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T18:08:02Z","timestamp":1759514882886,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/rtas.2015.7108455","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T16:03:54Z","timestamp":1432051434000},"page":"317-326","source":"Crossref","is-referenced-by-count":22,"title":["A predictable and command-level priority-based DRAM controller for mixed-criticality systems"],"prefix":"10.1109","author":[{"given":"Hokeun","family":"Kim","sequence":"first","affiliation":[]},{"given":"David","family":"Broman","sequence":"additional","affiliation":[]},{"given":"Edward A.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Zimmer","sequence":"additional","affiliation":[]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[]},{"given":"Junkwang","family":"Oh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1007\/978-3-540-30470-8_52","article-title":"A time predictable instruction cache for a java proces-sor","author":"schoeberl","year":"2004","journal-title":"On the Move to Meaningful Internet Systems 2004 OTM 2004 Workshops"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"64:1","DOI":"10.1145\/2435227.2435260","article-title":"Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions","volume":"12","author":"paolieri","year":"2013","journal-title":"ACM Trans Embed Comput Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658989"},{"journal-title":"Micron Technology Datasheet","article-title":"Micron mobile LPDDR2 SDRAM s4","year":"2012","key":"ref16"},{"key":"ref17","article-title":"Bounding memory interference delay in COTS-based multicore systems","author":"kim","year":"2014","journal-title":"Proc Real-Time Technology and Applications Symp (RTAS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2010","author":"jacob","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008186323068"},{"key":"ref27","first-page":"3","article-title":"MiBench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE International Workshop on Workload Characterization 2001 WWC-4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1016\/j.sysarc.2007.06.001","article-title":"A Java processor architecture for embedded real-time systems","volume":"54","author":"schoeberl","year":"2008","journal-title":"Journal of Syst Archit"},{"journal-title":"Synopsys","article-title":"VCS\/VCSi user guide","year":"2008","key":"ref29"},{"key":"ref5","first-page":"264","article-title":"The case for the precision timed (PRET) machine","author":"edwards","year":"2007","journal-title":"Proc of the 44th annual conf on Design automation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925994"},{"key":"ref7","first-page":"87","article-title":"A PRET mi-croarchitecture implementation with repeatable timing and competitive performance","author":"liu","year":"2012","journal-title":"Int'l Conf On Computer Design (ICCD)"},{"journal-title":"University of York Dept of Computer Science Tech Rep","year":"2014","author":"burns","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6926001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.47"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.23"},{"journal-title":"Micron Technology Inc Technical Note TN-04–30","article-title":"Various methods of DRAM refresh","year":"1999","key":"ref21"},{"article-title":"Predictable and composable system-on-chip memory controllers","year":"2010","author":"akesson","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref26","first-page":"136","article-title":"The Malardalen WCET benchmarks: Past, present and future","author":"gustafsson","year":"2010","journal-title":"6th Intl Workshop on Worst-Case Execution Time (WCET) Analysis"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"}],"event":{"name":"2015 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2015,4,13]]},"location":"Seattle, WA","end":{"date-parts":[[2015,4,16]]}},"container-title":["21st IEEE Real-Time and Embedded Technology and Applications Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7106274\/7108386\/07108455.pdf?arnumber=7108455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,25]],"date-time":"2019-08-25T04:50:39Z","timestamp":1566708639000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7108455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/rtas.2015.7108455","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}