{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:05:58Z","timestamp":1767261958696},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/rtas.2016.7461321","type":"proceedings-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T16:18:27Z","timestamp":1461860307000},"page":"1-11","source":"Crossref","is-referenced-by-count":38,"title":["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems"],"prefix":"10.1109","author":[{"given":"Rohan","family":"Tabish","sequence":"first","affiliation":[]},{"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[]},{"given":"Saud","family":"Wasly","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Alhammad","sequence":"additional","affiliation":[]},{"given":"Sujit S.","family":"Phatak","sequence":"additional","affiliation":[]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Predictable flight management system implementation on a multicore processor","author":"durrieu","year":"2014","journal-title":"ERTSS'14"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1561\/1000000037"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2010.31"},{"key":"ref13","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS) 2013 IEEE 19th"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.28"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2012.54"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.19"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456977"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.202"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.23"},{"key":"ref27","first-page":"329","article-title":"Memory coloring: A compiler approach for scratchpad memory management","author":"li","year":"2005","journal-title":"Parallel Architectures and Compilation Techniques 2005 PACT 2005 14th International Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19137-4_11"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref5","first-page":"1","article-title":"Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison","author":"puau","year":"2007","journal-title":"Design Automation & Test in Europe Conference & Exhibition 2007 DATE'07"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2012.6382408"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DCFTS.1999.814301"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024787"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2015.7311481"},{"journal-title":"FAA position paper on multi-core processors","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658998"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488918"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630101"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1734206.1734210"},{"journal-title":"Software techniques for scratchpad memory management","year":"0","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925992"}],"event":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2016,4,11]]},"location":"Vienna, Austria","end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7460013\/7461311\/07461321.pdf?arnumber=7461321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T12:48:00Z","timestamp":1475153280000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7461321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/rtas.2016.7461321","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}