{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T14:13:55Z","timestamp":1773670435110,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/rtas.2016.7461322","type":"proceedings-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T20:18:27Z","timestamp":1461874707000},"page":"1-12","source":"Crossref","is-referenced-by-count":31,"title":["Analysis and Implementation of Global Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation"],"prefix":"10.1109","author":[{"given":"Meng","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linh Thi Xuan","family":"Phan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyon-Young","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Insup","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"brandenburg","year":"2011","journal-title":"Scheduling and Locking in Multiprocessor Real-time Operating Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.10"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.26"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"ref14","article-title":"Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches","author":"hardy","year":"2009","journal-title":"RTSS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"700","DOI":"10.1109\/12.689649","article-title":"Analysis of cache-related preemption delay in fixed-priority preemptive scheduling","volume":"47","author":"lee","year":"1998","journal-title":"IEEE Trans Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.20"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.32"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.9"},{"key":"ref4","article-title":"Cache-Related Preemption and Migration Delays: Empirical Approximation and Impact on Schedulability","author":"bastoni","year":"2010","journal-title":"OSPERT 2010"},{"key":"ref27","article-title":"Analysis and implementation of global preemptive fixed-priority scheduling with dynamic cache allocation","author":"xu","year":"2015","journal-title":"Technical Report"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.35"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2392987.2393010"},{"key":"ref5","author":"basumallick","year":"1994","journal-title":"Cache Issues in Real-time Systems"},{"key":"ref8","article-title":"On the implementation of global realtime schedulers","author":"brandenburg","year":"2009","journal-title":"RTSS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.129"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.31"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.23"},{"key":"ref1","year":"0","journal-title":"Tracing with LITMUSRT"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref22","article-title":"Ia3: An interference aware allocation algorithm for multicore hard real-time systems","author":"paolieri","year":"2011","journal-title":"RTAS"},{"key":"ref21","article-title":"Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning","author":"namhoon","year":"2015","journal-title":"TR"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1145\/334012.334025","article-title":"Program path analysis to bound cache-related preemption delay in preemptive real-time systems","author":"tomiyama","year":"2000","journal-title":"CODES"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1210268.1210275"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659811"},{"key":"ref25","article-title":"Making shared caches more predictable on multicore platforms","author":"ward","year":"2013","journal-title":"ECRTS"}],"event":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Vienna, Austria","start":{"date-parts":[[2016,4,11]]},"end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7460013\/7461311\/07461322.pdf?arnumber=7461322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T02:30:17Z","timestamp":1718505017000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7461322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/rtas.2016.7461322","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}