{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:40:47Z","timestamp":1761324047168},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/rtas.2016.7461323","type":"proceedings-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T16:18:27Z","timestamp":1461860307000},"source":"Crossref","is-referenced-by-count":35,"title":["Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning"],"prefix":"10.1109","author":[{"given":"Namhoon","family":"Kim","sequence":"first","affiliation":[]},{"given":"Bryan C.","family":"Ward","sequence":"additional","affiliation":[]},{"given":"Micaiah","family":"Chisholm","sequence":"additional","affiliation":[]},{"given":"Cheng-Yang","family":"Fu","sequence":"additional","affiliation":[]},{"given":"James H.","family":"Anderson","sequence":"additional","affiliation":[]},{"given":"F. Donelson","family":"Smith","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.32"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.11"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"ref15","article-title":"A predictable and command-level priority-based DRAM controller for mixed-criticality systems","author":"kim","year":"0","journal-title":"RTAS'15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461323"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1989.63574"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.47"},{"key":"ref4","author":"brandenburg","year":"2011","journal-title":"Scheduling and Locking in Multiprocessor Real-time Operating Systems"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"ref3","article-title":"Memory architecture for NoC-based real-time mixed criticality systems","author":"audsley","year":"0","journal-title":"WMC'13"},{"key":"ref6","article-title":"Static use of locking caches in multitask preemptive real-time systems","author":"campoy","year":"0","journal-title":"IEEE\/IEE Real-Time Embedded Sys Workshop'01"},{"key":"ref29","article-title":"Making shared caches more predictable on multicore platforms","author":"ward","year":"0","journal-title":"ECRTS '13"},{"key":"ref5","article-title":"Mixed criticality systems - a review","author":"burns","year":"2014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.36"},{"key":"ref7","article-title":"Position paper CAST-32: Multi-core processors","year":"2014","journal-title":"Certification Authorities Software Team (CAST)"},{"key":"ref2","article-title":"Evaluation of cache partitioning for hard real-time systems","author":"altmeyer","year":"0","journal-title":"ECRTS'14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2013.6658595"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108452"},{"key":"ref20","article-title":"Multicore in real-time systems - temporal isolation challenges due to shared resources","author":"kotaba","year":"0","journal-title":"WICERT'13"},{"key":"ref22","year":"0","journal-title":"LITMUSRT Project"},{"key":"ref21","article-title":"ROC: A rank-switching, open-row DRAM controller for time-predictable systems","author":"krishnapillai","year":"0","journal-title":"ECRTS'14"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.320"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref26","article-title":"Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity environment","author":"nowotsch","year":"0","journal-title":"ECRTS'14"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.21236\/ADA418752","author":"musmanno","year":"2003","journal-title":"Data Intensive Systems (DIS) Benchmark Performance Summary"}],"event":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Vienna, Austria","start":{"date-parts":[[2016,4,11]]},"end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7460013\/7461311\/07461323.pdf?arnumber=7461323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,6]],"date-time":"2019-09-06T23:39:02Z","timestamp":1567813142000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7461323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/rtas.2016.7461323","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}