{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:15:33Z","timestamp":1725707733362},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/rtas.2016.7461341","type":"proceedings-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T20:18:27Z","timestamp":1461874707000},"page":"1-12","source":"Crossref","is-referenced-by-count":6,"title":["Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers"],"prefix":"10.1109","author":[{"given":"Yonghui","family":"Li","sequence":"first","affiliation":[]},{"given":"Benny","family":"Akesson","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Lampka","sequence":"additional","affiliation":[]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"year":"0","key":"ref31"},{"journal-title":"QoS for High-Performance and Power-Efficient HD Multimedia","year":"2010","author":"stevens","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-011-9073-7"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108455"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"journal-title":"DDR3 SDRAM Specification","year":"2010","key":"ref14"},{"journal-title":"DDR4 SDRAM Specification","year":"2012","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090857"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.37"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-014-9211-y"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"key":"ref3","article-title":"Uppaal 4.0","author":"behrmann","year":"2006","journal-title":"Proc QEST"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.1999.811218"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/2661635","article-title":"A real-time multi-channel memory controller and optimal mapping of memory clients to memory channels","author":"gomony","year":"2015","journal-title":"TECS"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.075"},{"key":"ref5","article-title":"Metamoc: Modular execution time analysis using model checking","author":"dalsgaard","year":"2010","journal-title":"WCET"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2458859"},{"key":"ref7","article-title":"Interconnect and memory organization in SOCs for advanced set-top boxes and TV - evolution, analysis, and trends","author":"goossens","year":"2004","journal-title":"Interconnect-Centric Design for Advanced SoC and NoC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2560033"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"key":"ref9","article-title":"Towards WCET Analysis of Multicore Architectures Using UPPAAL","author":"gustavsson","year":"2010","journal-title":"Workshop on WCET Analysis"},{"journal-title":"RTMemController Open-source WCET and ACET Analysis Tool for Real-time Memory Controllers","year":"0","author":"li","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.18"},{"journal-title":"Timed automata model of a dynamically-scheduled real-time memory controller","year":"0","author":"li","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2015.7351770"},{"key":"ref23","first-page":"1","article-title":"Architecture and analysis of a dynamically-scheduled realtime memory controller","author":"li","year":"2015","journal-title":"Real-Time Systems"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2010.30"}],"event":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2016,4,11]]},"location":"Vienna, Austria","end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7460013\/7461311\/07461341.pdf?arnumber=7461341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T12:02:31Z","timestamp":1498305751000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7461341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/rtas.2016.7461341","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}