{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:15:31Z","timestamp":1771024531264,"version":"3.50.1"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/rtas.2016.7461361","type":"proceedings-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T20:18:27Z","timestamp":1461874707000},"page":"1-12","source":"Crossref","is-referenced-by-count":80,"title":["Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems"],"prefix":"10.1109","author":[{"given":"Prathap Kumar","family":"Valsan","sequence":"first","affiliation":[]},{"given":"Heechul","family":"Yun","sequence":"additional","affiliation":[]},{"given":"Farzad","family":"Farshchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2013.106"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995703"},{"key":"ref30","author":"shimpi","year":"0","journal-title":"Nvidia tegra 4 architecture deep dive plus tegra 4i icera i500 & phoenix hands on"},{"key":"ref37","article-title":"Making Shared Caches More Predictable on Multicore Platforms","author":"ward","year":"2013","journal-title":"Euromicro Conference on Real-Time Systems (ECRTS)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.47"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CPSNA.2015.24"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370894"},{"key":"ref40","article-title":"Parallelism-Aware Memory Interference Delay Analysis for COTS Multicore Systems","author":"yun","year":"2015","journal-title":"EuroMicro Conference on Real-Time Systems (ECRTS'04)"},{"key":"ref11","year":"2012","journal-title":"E500mc Core Reference Manual"},{"key":"ref12","article-title":"MLP yes! ILP no","author":"glew","year":"1998","journal-title":"ASPLOS Wild and Crazy Ideas"},{"key":"ref13","article-title":"big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"ref16","year":"2012","journal-title":"Intel ®64 and IA-32 Architectures Optimization Reference Manual"},{"key":"ref17","year":"2012","journal-title":"Intel®64 and IA-32 Architectures Software Developer Manuals"},{"key":"ref18","year":"2015","journal-title":"Improving Real-Time Performance by Utilizing Cache Allocation Technology"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1531743.1531747"},{"key":"ref28","year":"2014","journal-title":"NVIDIA Tegra K1 Mobile Processor Technical Reference Manual Rev-01p"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2560033"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref3","year":"2011","journal-title":"Cortex-A15 Technical Reference Manual Rev r2p0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522302"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108391"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref8","article-title":"Cache Sharing and Isolation Tradeoffs in Multicore Mixed-Criticality Systems","author":"chisholm","year":"2015","journal-title":"Real-time Systems Symposium (RTSS)"},{"key":"ref7","article-title":"Mixed criticality systems-a review","author":"burns","year":"2013"},{"key":"ref2","year":"0","journal-title":"Memory system in gem5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736058"},{"key":"ref1","year":"0","journal-title":"EEMBC benchmark suite"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24568-8_1"},{"key":"ref22","first-page":"317","article-title":"A predictable and command-level priority-based dram controller for mixed-criticality systems","author":"kim","year":"2015","journal-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"ref41","article-title":"Evaluating the Isolation Effect of Cache Partitioning on COTS Multicore Platforms","author":"yun","year":"2015","journal-title":"Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref25","first-page":"81","article-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"kroft","year":"1981","journal-title":"International Symposium on Computer Architecture (ISCA)"}],"event":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Vienna, Austria","start":{"date-parts":[[2016,4,11]]},"end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7460013\/7461311\/07461361.pdf?arnumber=7461361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T16:48:26Z","timestamp":1475167706000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7461361\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/rtas.2016.7461361","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}