{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T00:44:18Z","timestamp":1744418658487,"version":"3.28.0"},"reference-count":52,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/rtas.2016.7461363","type":"proceedings-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T20:18:27Z","timestamp":1461874707000},"page":"1-11","source":"Crossref","is-referenced-by-count":22,"title":["Temporal Isolation of Hard Real-Time Applications on Many-Core Processors"],"prefix":"10.1109","author":[{"given":"Quentin","family":"Perret","sequence":"first","affiliation":[]},{"given":"Pascal","family":"Maurere","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Noulard","sequence":"additional","affiliation":[]},{"given":"Claire","family":"Pagetti","sequence":"additional","affiliation":[]},{"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[]},{"given":"Benoit","family":"Triquet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.14"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2752801.2752805"},{"journal-title":"Network Calculus A Theory of Deterministic Queuing Systems for the Internet","year":"2001","author":"boudec","key":"ref33"},{"key":"ref32","article-title":"Accelerating the Data Plane With the TILE-Mx Manycore Processor","author":"doud","year":"2015","journal-title":"Linley Data Center Conference"},{"journal-title":"TILE-Gx72 Processor - Product Brief","year":"0","key":"ref31"},{"journal-title":"AS6802 Time-Triggered Ethernet Std","year":"0","key":"ref30"},{"key":"ref37","first-page":"1","article-title":"Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources","author":"giannopoulou","year":"2015","journal-title":"Real-Time Systems"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043572"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/18.61109"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-22975-1_8"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659812"},{"journal-title":"Road vehicles - FlexRay communications system Std","year":"0","key":"ref29"},{"journal-title":"DO-178C Software Considerations in Airborne Systems and Equipment Certification Std","year":"2011","key":"ref2"},{"journal-title":"DO-297 Software Electronic Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations Std","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_9"},{"key":"ref22","first-page":"55","article-title":"MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"19th Real-Time and Embedded Technology and Applications Symposium (RTAS’ 13"},{"key":"ref21","article-title":"Predictable Flight Management System Implementation on a Multicore Processor","author":"durrieu","year":"2014","journal-title":"7th Conference on Embedded Real Time Software and Systems (ERTS'14)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2012.6382408"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2014.19"},{"key":"ref25","article-title":"Deterministic Platform Software for Hard Real-Time systems using multi-core COTS","author":"girbal","year":"2015","journal-title":"34th Digital Avionics Systems Conference (DASC'15)"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2500572"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"},{"year":"0","key":"ref10","article-title":"FP7 Certification of Real-Time Applications Designed for Mixed-Criticality (CERTAINTY)"},{"journal-title":"AbsInt Angewandte Informatik GmbH","year":"0","key":"ref11"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref12","first-page":"1","article-title":"Time-critical computing on a single-chip massively parallel processor","author":"de dinechin","year":"2014","journal-title":"18th Design Automation & Test in Europe Conference and Exhibition (DATE’ 14)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/71.707539"},{"key":"ref14","article-title":"Predictable composition of memory accesses on many-core processors","author":"perret","year":"2016","journal-title":"8th Conference on Embedded Real Time Software and Systems (ERTS'16)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"ref16","article-title":"Studying co-running avionic real-time applications on multi-core COTS architectures","author":"bin","year":"2014","journal-title":"7th Conference on Embedded Real Time Software and Systems (ERTS'14)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6926012"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.202"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2012.6356583"},{"journal-title":"The MPPA hardware architecture","year":"2012","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40184-8_3"},{"year":"2014","key":"ref8","article-title":"CPLEX Optimization Studio"},{"journal-title":"An Optimization Framework for Scheduling of Embedded Real-Time Systems","year":"2004","author":"ekelin","key":"ref7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9232-1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.37"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref48","first-page":"184","article-title":"Parallelism-Aware Memory Interference Delay Analysis for COTS Multicore Systems","author":"yun","year":"2015","journal-title":"27th Euromicro Conference on Real-Time Systems (ECRTS'15)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"journal-title":"DDR3 SDRAM Standard","year":"2012","key":"ref42"},{"key":"ref41","first-page":"11","article-title":"Software-enforced Interconnect Arbitration for COTS Multicores","volume":"47","author":"ziccardi","year":"2015","journal-title":"15th International Workshop on Worst-Case Execution Time Analysis (WCET'15)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"}],"event":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2016,4,11]]},"location":"Vienna, Austria","end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7460013\/7461311\/07461363.pdf?arnumber=7461363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T16:48:27Z","timestamp":1475167707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7461363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":52,"URL":"https:\/\/doi.org\/10.1109\/rtas.2016.7461363","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}