{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:30:06Z","timestamp":1729665006866,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/rtas.2016.7461364","type":"proceedings-article","created":{"date-parts":[[2016,4,28]],"date-time":"2016-04-28T16:18:27Z","timestamp":1461860307000},"page":"1-11","source":"Crossref","is-referenced-by-count":10,"title":["Trading Cores for Memory Bandwidth in Real-Time Systems"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Alhammad","sequence":"first","affiliation":[]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.22"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.26"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"ref30","first-page":"1","article-title":"Schedulability analysis for memory bandwidth regulated multicore real-time systems","author":"yao","year":"2015","journal-title":"IEEE Transactions on Computers"},{"key":"ref34","first-page":"33","article-title":"Cache-related preemption and migration delays: Empirical approximation and impact on schedulability","author":"bastoni","year":"2010","journal-title":"Proc OSPERT"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"},{"key":"ref11","volume":"2","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.33"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000033378.56741.14"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2003.1212725"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493(410) 24"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_18"},{"key":"ref4","first-page":"1","article-title":"Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance","author":"liu","year":"2010","journal-title":"11th International Symposium on High-Performance Computer Architecture (HPCA)"},{"key":"ref27","first-page":"269","article-title":"A predictble execution model for cots-based embedded systems","author":"pellizzoni","year":"2011","journal-title":"Proc Real-Time Embedded Technology Applications Symposium (RTAS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.23"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1323","DOI":"10.7873\/DATE.2015.0200","article-title":"The Federated Scheduling of Constrained-Deadline Sporadic DAG Task Systems","author":"sanjoy baruah","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2012.6.4.267"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2012.59"},{"key":"ref9","article-title":"Parallelism-aware memory interference delay analysis for cots multicore systems","author":"heechul","year":"2015","journal-title":"Euromicro Conference on Real-Time Systems (ECRTS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08696-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658989"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.28"},{"key":"ref26","first-page":"55","article-title":"Mem-guard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"Proc Real-Time Embedded Technology Applications Symposium (RTAS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"}],"event":{"name":"2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2016,4,11]]},"location":"Vienna, Austria","end":{"date-parts":[[2016,4,14]]}},"container-title":["2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7460013\/7461311\/07461364.pdf?arnumber=7461364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,6]],"date-time":"2019-09-06T23:39:04Z","timestamp":1567813144000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7461364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/rtas.2016.7461364","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}