{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:23:54Z","timestamp":1781713434979,"version":"3.54.5"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T00:00:00Z","timestamp":1778457600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T00:00:00Z","timestamp":1778457600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,11]]},"DOI":"10.1109\/rtas68450.2026.00023","type":"proceedings-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:42:26Z","timestamp":1781638946000},"page":"138-151","source":"Crossref","is-referenced-by-count":1,"title":["A POP\n                    <sup>\u22c6<\/sup>\n                    is Born: Formal Predictable Out-of-Order Processor Model"],"prefix":"10.1109","author":[{"given":"Lilia","family":"Rouizi","sequence":"first","affiliation":[{"name":"Universit&#x00E9; Paris-Saclay,CEA List,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mihail","family":"Asavoae","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Paris-Saclay,CEA List,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benjamin","family":"Binder","sequence":"additional","affiliation":[{"name":"Independent Researcher,Paris,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Engin","family":"Ermi\u015f","sequence":"additional","affiliation":[{"name":"T&#x00E9;l&#x00E9;com Paris, Institut Polytechnique de Paris,LTCI,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lionel","family":"Rieg","sequence":"additional","affiliation":[{"name":"Universit&#x00E9; Grenoble Alpes,Verimag, Grenoble INP - UGA,Grenoble,France,F-38031"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Florian","family":"Brandner","sequence":"additional","affiliation":[{"name":"T&#x00E9;l&#x00E9;com Paris, Institut Polytechnique de Paris,LTCI,Palaiseau,France,F-91120"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008141130870"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2997465.2997471"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2752801.2752805"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818824"},{"key":"ref6","first-page":"1","article-title":"Timing Anomalies Reloaded","volume-title":"10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010)","volume":"15","author":"Gebhard"},{"key":"ref7","article-title":"Worst-case Execution Time Analysis for Processors Showing Timing Anomalies","volume-title":"Technical Report","author":"Kirner","year":"2009"},{"key":"ref8","first-page":"1","article-title":"What is a Timing Anomaly?","volume-title":"in12th International Workshop on Worst-Case Execution Time Analysis (WCET 2012)","volume":"23","author":"Cassez"},{"key":"ref9","first-page":"1","article-title":"A Definition and Classification of Timing Anomalies","volume-title":"6th International Workshop on Worst-Case Execution Time Analysis (WCET\u201906)","volume":"4","author":"Reineke"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA55878.2022.00016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000045316.66276.6e"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3575757.3593653"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814618"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/758480"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00060"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS52674.2021.00043"},{"key":"ref18","first-page":"1:1","article-title":"Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation","volume-title":"33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)","volume":"196","author":"Platzer"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.4230\/OASIcs.PPES.2011.11"},{"key":"ref20","first-page":"264","article-title":"The Case for the Precision Timed (PRET) Machine","volume-title":"Proceedings of the 44th Annual Design Automation Conference (DAC)","author":"Edwards"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2034574.2034811"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref23","article-title":"The gem5 simulator: Version 20.1+","author":"Lowe-Power","year":"2020"},{"key":"ref24","first-page":"19:1","article-title":"Revisiting Timing Anomalies in Predictable In-Order Pipelines","volume-title":"37th Euromicro Conference on Real-Time Systems (ECRTS 2025)","volume":"335","author":"Rouizi"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.9"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062312"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-006-9205-5"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3258752"},{"key":"ref29","article-title":"ILP-based path analysis on abstract pipeline state graphs","volume-title":"Ph.D. dissertation","author":"Stein","year":"2010"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0028738"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.21236\/ADA400401"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_39"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45657-0_23"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_33"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327125"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00090"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106988"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS61541.2024.00037"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09341-z"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref41","article-title":"Embench 1.0 benchmark","year":"2021"},{"key":"ref42","doi-asserted-by":"crossref","DOI":"10.1109\/RTAS68450.2026.00023","article-title":"A POP* is Born: Formal Predictable Our-of-Order Processor Model","volume-title":"Technical Report (hal-05564756)","author":"Rouizi","year":"2026"}],"event":{"name":"2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Saint Malo, France","start":{"date-parts":[[2026,5,11]]},"end":{"date-parts":[[2026,5,14]]}},"container-title":["2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11558268\/11558364\/11558387.pdf?arnumber=11558387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:25:19Z","timestamp":1781673919000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11558387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,11]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/rtas68450.2026.00023","relation":{},"subject":[],"published":{"date-parts":[[2026,5,11]]}}}