{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:22:55Z","timestamp":1781713375365,"version":"3.54.5"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T00:00:00Z","timestamp":1778457600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T00:00:00Z","timestamp":1778457600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,11]]},"DOI":"10.1109\/rtas68450.2026.00026","type":"proceedings-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T19:42:26Z","timestamp":1781638946000},"page":"180-193","source":"Crossref","is-referenced-by-count":1,"title":["ETM\n                    <sup>2<\/sup>\n                    : Empowering Traditional Memory Bandwidth Regulation using ETM"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Zuepke","sequence":"first","affiliation":[{"name":"Technical University of Munich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ashutosh","family":"Pradhan","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniele","family":"Ottaviano","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea","family":"Bastoni","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Arm Memory System Resource Partitioning and Monitoring (MPAM) System Component Specification"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3202720"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3534879.3534882"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/rtas.2013.6531079"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2015.2425889"},{"key":"ref6","article-title":"Memguard: A memory bandwith management in mixed criticality virtualized systems memguard KVM scheduling","volume-title":"10th Int. Conf. on Mobile Ubiquitous Comput., Syst., Services and Technologies (UBICOMM)","author":"Dagieu"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/rtas54340.2022.00019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/rtas58335.2023.00026"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/rtss62706.2024.00035"},{"key":"ref10","article-title":"Embedded Trace Macrocell Architecture Specification ETMv4.0 to ETM4.6"},{"key":"ref11","article-title":"Arm CoreSight Architecture Specification"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/icit.2018.8352429"},{"key":"ref13","first-page":"3:1","article-title":"Bao: A Lightweight Static Partitioning Hypervisor for Modern Multi-Core Embedded Systems","volume-title":"Workshop on Next Generation Real-Time Embedded Systems (NG-RES 2020)","volume":"77","author":"Martins"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/rtas.2019.00037"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/rtss49844.2020.00039"},{"key":"ref16","article-title":"ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isie.2017.8001432"},{"key":"ref18","first-page":"3:1","article-title":"Leveraging Hardware QoS to Control Contention in the Xilinx Zynq UltraScale+ MPSoC","volume-title":"33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)","volume":"196","author":"Serrano-Cases"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/spe.3053"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/rtcsa66114.2025.00022"},{"key":"ref21","article-title":"Resource Director Technology"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/rtss66672.2025.00056"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2016.53"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8715155"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/rtas48715.2020.00011"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SCC49971.2021.00010"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/rtas48715.2020.00-15"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/cpsna.2015.24"},{"key":"ref29","article-title":"Zynq UltraScale+ Device Technical Reference Manual"},{"key":"ref30","first-page":"2:1","article-title":"A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic","volume-title":"33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)","volume":"196","author":"Hoornaert"},{"key":"ref31","article-title":"FPGA-based support for predictable execution model in multi-core CPU","volume-title":"Master\u2019s thesis","author":"Baryshnikov","year":"2018"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-024-09422-8"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/tdsc.2021.3139840"},{"key":"ref34","article-title":"Arm Cortex-A53 MPCore Processor Technical Reference Manual"},{"key":"ref35","article-title":"Arm Cortex-A57 Core Technical Reference Manual"},{"key":"ref36","article-title":"Arm Cortex-A72 MPCore Processor Technical Reference Manual"},{"key":"ref37","article-title":"Arm Cortex-A76 Core Technical Reference Manual"},{"key":"ref38","article-title":"Arm Cortex-A78 Core Technical Reference Manual"},{"key":"ref39","article-title":"Arm Cortex-A55 Core Technical Reference Manual"},{"key":"ref40","article-title":"Memory Benchmark","author":"Zuepke"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/iiswc.2009.5306794"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3534879.3534888"},{"key":"ref43","article-title":"Isolbench"},{"key":"ref44","doi-asserted-by":"crossref","DOI":"10.1109\/RTAS68450.2026.00026","article-title":"ETM2: Empowering Traditional Memory Bandwidth Regulation using ETM","author":"Zuepke","year":"2026"}],"event":{"name":"2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS)","location":"Saint Malo, France","start":{"date-parts":[[2026,5,11]]},"end":{"date-parts":[[2026,5,14]]}},"container-title":["2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11558268\/11558364\/11558393.pdf?arnumber=11558393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T05:22:12Z","timestamp":1781673732000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11558393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,11]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/rtas68450.2026.00026","relation":{},"subject":[],"published":{"date-parts":[[2026,5,11]]}}}