{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:01:57Z","timestamp":1729641717964,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1109\/rtcsa.2014.6910536","type":"proceedings-article","created":{"date-parts":[[2014,9,30]],"date-time":"2014-09-30T20:39:52Z","timestamp":1412109592000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["CCM: Low cost dynamic data exchange to emulate RAM on NAND flash"],"prefix":"10.1109","author":[{"family":"Junhua Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hejun Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yongjian Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiwei Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1145\/1565694.1565698"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/RTCSA.2007.9"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/TVLSI.2011.2142015"},{"key":"15","article-title":"MRT-PLRU: A general framework for real-time multi-task executions on NAND Flash Memory","author":"lee","year":"0","journal-title":"IEEE Trans Computers (IEEE TOC)"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TVLSI.2008.2000517"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TC.2010.225"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/RTSS.2009.33"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TCE.2008.4637609"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/RTSS.2008.27"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/ICCD.2003.1240943"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/944682.944684"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/LPE.2004.1349362"},{"key":"23","first-page":"234","article-title":"CFLRU: A replacement algorithm for flash memory","author":"park","year":"2006","journal-title":"Proc Int Conf Compilers Architectures and Synthesis Embedded Systems"},{"year":"2006","journal-title":"Samsung Electronics Co","key":"24"},{"key":"25","article-title":"ARM architecture reference manual","author":"seal","year":"2005","journal-title":"Addison-Wesley Professional"},{"year":"2009","journal-title":"Mass Storage Device Having Both XIP Function and Storage Function","key":"26"},{"year":"2012","journal-title":"UBI File-System","key":"27"},{"key":"28","first-page":"91","article-title":"FTL2: A hybrid flash translation layer with logging for write reduction in flash memory","author":"wang","year":"2013","journal-title":"Proc ACM SIGPLAN Conf Language Compiler and Tool for Embedded Systems"},{"key":"29","article-title":"Memory technology devices(MTD)","author":"woodhouse","year":"2008","journal-title":"MTD Development Organization"},{"key":"3","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1109\/RTTAS.2002.1137393","article-title":"An adaptive striping architecture for flash memory storage systems of embedded systems","author":"chang","year":"2002","journal-title":"Real-Time and Embedded Technology and Applications Symposium 2002 Proceedings Eighth IEEE"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1145\/1698772.1698786","article-title":"Multi-buffer manager: Energy-efficient buffer manager for databases on flash memory","volume":"9","author":"cesana","year":"2010","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"10","first-page":"153","article-title":"A real-time flash-memory file system (RTFFS) for embedded applications","volume":"13","author":"jain","year":"2006","journal-title":"J Computers and Their Applications"},{"key":"1","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","volume":"2012","author":"cai","year":"2012","journal-title":"Design Automation &Test in Europe Conference &Exhibition (DATE)"},{"year":"2012","journal-title":"YAFFS2 Specification and Development Notes","key":"30"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/1740390.1740402"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1016\/j.sysarc.2010.12.003"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/1807060.1807062"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1879021.1879045"},{"year":"1998","journal-title":"Intel Developer Forum","article-title":"Understanding the flash translation layer(FTL) specification","key":"9"},{"year":"1998","journal-title":"M-Systems","article-title":"Flash-memory translation layer for NAND flash (NFTL)","key":"8"}],"event":{"name":"2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","start":{"date-parts":[[2014,8,20]]},"location":"Chongqing, China","end":{"date-parts":[[2014,8,22]]}},"container-title":["2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6900045\/6910490\/06910536.pdf?arnumber=6910536","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T21:31:45Z","timestamp":1498167105000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6910536\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/rtcsa.2014.6910536","relation":{},"subject":[],"published":{"date-parts":[[2014,8]]}}}