{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T18:07:02Z","timestamp":1758823622724,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/rtcsa50079.2020.9203722","type":"proceedings-article","created":{"date-parts":[[2020,9,23]],"date-time":"2020-09-23T00:21:10Z","timestamp":1600820470000},"page":"1-10","source":"Crossref","is-referenced-by-count":16,"title":["Contending memory in heterogeneous SoCs: Evolution in NVIDIA Tegra embedded platforms"],"prefix":"10.1109","author":[{"given":"Nicola","family":"Capodieci","sequence":"first","affiliation":[]},{"given":"Roberto","family":"Cavicchioli","sequence":"additional","affiliation":[]},{"given":"Ignacio Sanudo","family":"Olmedo","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Solieri","sequence":"additional","affiliation":[]},{"given":"Marko","family":"Bertogna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96983-1_43"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2013.106"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00009"},{"key":"ref30","first-page":"1","article-title":"A memory-centric approach to enable timing-predictability within embedded manycore accelerators","author":"burgio","year":"0","journal-title":"2015 CSI Symposium on Real-Time and Embedded Systems and Technologies (RTEST) RTEST"},{"journal-title":"Arm Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM) for Armv8-A ARM","year":"0","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02789-7"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2019.00027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2016.17"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2017.2671457"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1978802.1978814"},{"journal-title":"CUDA Toolkit Documentation","year":"0","key":"ref14"},{"journal-title":"Tirias Research Tech Rep","article-title":"NVIDIA Charts Its Own Path to ARMv 8, White Paper","year":"2014","key":"ref15"},{"journal-title":"Arm cortex-a57 mpcore processor technical reference manual 2014","year":"0","author":"holdings","key":"ref16"},{"journal-title":"Adaptive prefetch for irregular access patterns","year":"2006","author":"krishnaiyer","key":"ref17"},{"journal-title":"Apparatus and method for an adaptive multiple line prefetcher","year":"2007","author":"cai","key":"ref18"},{"journal-title":"Analysis and simulation of data prefetching algorithms for last-level cache memory","year":"2018","author":"escu\u00edn blasco","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160873"},{"journal-title":"cyclictest 1 0–3","year":"2016","author":"gleixner","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247615"},{"key":"ref6","article-title":"Interference evaluation in cpu-gpu heterogeneous computing","author":"wen","year":"0","journal-title":"IEEE High Performance Extreme Computing Conference (HPEC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2500572"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.59"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2018.8591540"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1993478.1993481"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936207"},{"key":"ref9","first-page":"275","article-title":"The key role of memory in next-generation embedded systems for military applications","author":"sanudo","year":"2018","journal-title":"Proceedings of 6th International Conference in Software Engineering for Defence Applications SEDA 2018"},{"key":"ref1","article-title":"Heterogeneity by the numbers: A study of the {ODROID} xu+ e big. little platform","author":"h\u00e4hnel","year":"0","journal-title":"6th Workshop on Power-Aware Computing and Systems (HotPower 14)"},{"key":"ref20","article-title":"Generating and exploiting deep learning variants to increase heterogeneous resource utilization in the nvidia xavier","volume":"23","author":"pujol","year":"0","journal-title":"31st Euromicro Conference on Real-Time Systems (ECRTS 2019)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2019.8741778"},{"journal-title":"Integrating nvidia deep learning accelerator (nvdla) with risc-v soc on firesim","year":"2019","author":"farshchi","key":"ref21"},{"journal-title":"VPI - Vision Programming Interface API Reference NVIDIA","year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MCHPC49590.2019.00014"},{"key":"ref26","first-page":"279","article-title":"lmbench: Portable tools for performance analysis","author":"mcvoy","year":"1996","journal-title":"USENIX Annual Technical Conference"},{"journal-title":"TENSORRT Developer Guide","year":"0","key":"ref25"}],"event":{"name":"2020 IEEE 26th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","start":{"date-parts":[[2020,8,19]]},"location":"Gangnueng, Korea (South)","end":{"date-parts":[[2020,8,21]]}},"container-title":["2020 IEEE 26th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9195412\/9203574\/09203722.pdf?arnumber=9203722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:25Z","timestamp":1656453145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9203722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/rtcsa50079.2020.9203722","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}