{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:07:11Z","timestamp":1730293631803,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/rtsi.2018.8548362","type":"proceedings-article","created":{"date-parts":[[2018,12,8]],"date-time":"2018-12-08T00:47:45Z","timestamp":1544230065000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Parallelized Convolutions for Embedded Ultra Low Power Deep Learning SoC"],"prefix":"10.1109","author":[{"given":"Lorenzo","family":"Cunial","sequence":"first","affiliation":[]},{"given":"Ahmet","family":"Erdem","sequence":"additional","affiliation":[]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[]},{"given":"Mirko","family":"Falchetto","sequence":"additional","affiliation":[]},{"given":"Andrea C.","family":"Ornstein","sequence":"additional","affiliation":[]},{"given":"Emanuele","family":"Plebani","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Desoli","sequence":"additional","affiliation":[]},{"given":"Danilo","family":"Pau","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428073"},{"key":"ref3","first-page":"237","article-title":"Optimizing image processing on multi-core CPUs with Intel parallel programming technologies","volume":"68 2","author":"cheong ghil","year":"2014","journal-title":"Multimedia Tools and Applications"},{"journal-title":"ImageNet Classification with Deep Convolutional Neural Networks","year":"2012","author":"krizhevsky","key":"ref6"},{"journal-title":"Learning multiple layers of features from tiny images","year":"2009","author":"krizhevsky","key":"ref5"},{"journal-title":"Caffe Convolutional Architecture for Fast Feature Embedding","year":"2014","author":"jia","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21501-8_18"},{"key":"ref1","first-page":"217","author":"desoli","year":"2016","journal-title":"The Orlando Project A 28 nm FD-SOI Low Memory Embedded Neural Network ASIC"}],"event":{"name":"2018 IEEE 4th International Forum on Research and Technology for Society and Industry (RTSI)","start":{"date-parts":[[2018,9,10]]},"location":"Palermo","end":{"date-parts":[[2018,9,13]]}},"container-title":["2018 IEEE 4th International Forum on Research and Technology for Society and Industry (RTSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8528317\/8548348\/08548362.pdf?arnumber=8548362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:27:25Z","timestamp":1598221645000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8548362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/rtsi.2018.8548362","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}