{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T17:05:21Z","timestamp":1763571921123,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/rttas.2004.1317294","type":"proceedings-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T19:14:14Z","timestamp":1100286854000},"page":"472-481","source":"Crossref","is-referenced-by-count":2,"title":["Tuning the WCET of embedded applications"],"prefix":"10.1109","author":[{"family":"Wankang Zhao","sequence":"first","affiliation":[]},{"given":"P.","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"D.","family":"Whalley","sequence":"additional","affiliation":[]},{"given":"C.","family":"Healy","sequence":"additional","affiliation":[]},{"given":"F.","family":"Mueller","sequence":"additional","affiliation":[]},{"family":"Gang-Ryung Uh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/2.707617"},{"journal-title":"Adaptation in Natural and Artificial Systems","year":"1989","author":"holland","key":"ref32"},{"journal-title":"SC100 Simulator Reference Manual","year":"2001","key":"ref31"},{"journal-title":"Product Preview of the TMS390S10 Integrated SPARC Processor","year":"1993","key":"ref30"},{"key":"ref10","first-page":"91","article-title":"A Flexible Tradeoff between Code Size and WCET Employing Dual Instruction Set Processors","author":"lee","year":"2003","journal-title":"Proc Int Workshop Worst-Case Execution Time Anal"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216668"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/RTTAS.1996.509534","article-title":"Supporting the Specification and Analysis of Timing Constraints","author":"ko","year":"1996","journal-title":"Proceedings of the RealTime Technology and Applications Symposium"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199901)29:1<77::AID-SPE222>3.3.CO;2-V"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/314403.314414"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739738"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1998.683198"},{"key":"ref17","first-page":"241","article-title":"A Comparison of Static Analysis and Evolutionary Testing for the Verification of Timing Constraints","volume":"21","author":"wegener","year":"2001","journal-title":"Realtime Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342718"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1999.777663"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2002.1027799"},{"key":"ref27","first-page":"121","article-title":"Supporting Timing Analysis by Automatic Bounding of Loop Iterations","author":"healy","year":"2000","journal-title":"Realtime Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.743411"},{"key":"ref6","first-page":"151","article-title":"A Worst Case Timing Analysis Technique for Optimized Programs","author":"lim","year":"1998","journal-title":"International Conference on Realtime Computing Systems and Applications"},{"journal-title":"SC110DSP Core Reference Manual","year":"2001","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1998.685079"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSI.1992.217244"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2001.933993"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780735"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155106"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513857"},{"key":"ref20","first-page":"29","article-title":"Timing Predictions for Multilevel Caches","author":"mueller","year":"1997","journal-title":"Proceedings of the ACM SIGPLAN Notices 1997 Workshop on Languages Compilers and Tools for Realtime Systems"},{"key":"ref22","first-page":"209","article-title":"Timing Analysis for Data Caches and Wrap-Around Fill Caches","author":"white","year":"1999","journal-title":"Realtime Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601358"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1995.495218"},{"key":"ref23","first-page":"209","article-title":"Timing Analysis for Instruction Caches","volume":"18","author":"mueller","year":"2000","journal-title":"Realtime Systems"},{"key":"ref26","first-page":"11","article-title":"A General Approach for Tight Timing Predictions of NonRectangular Loops","author":"healy","year":"1999","journal-title":"WIP Proceedings of the IEEE Realtime Technology and Applications Symposium"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1998.683183"}],"event":{"name":"Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004.","location":"Toronto, Canada"},"container-title":["Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9204\/29179\/01317294.pdf?arnumber=1317294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:52:54Z","timestamp":1497599574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1317294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/rttas.2004.1317294","relation":{},"subject":[]}}