{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:19:02Z","timestamp":1730294342772,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/saci.2015.7208210","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:52:02Z","timestamp":1440107522000},"page":"265-270","source":"Crossref","is-referenced-by-count":0,"title":["An evolutionary approach for Nominal design and yield enhancement of analog amplifiers"],"prefix":"10.1109","author":[{"given":"Claudia","family":"Farago","sequence":"first","affiliation":[]},{"given":"Gabriel","family":"Oltean","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Farago","sequence":"additional","affiliation":[]},{"given":"Sorin","family":"Hintea","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"15","article-title":"An operational transconductance amplifier sizing methodology with genetic algorithm-based optimization","volume":"55","author":"farago","year":"2014","journal-title":"Acta Technica Napocensis - Electronics and Telecommunications"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.knosys.2007.11.014"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/UKCI.2014.6930164"},{"key":"ref6","first-page":"73","article-title":"Algorithmus fur eine automatisierte Designoptimierung eines zweistufigen Miller-Operationsverstarkers unter Verwendung von Submicron-CMOS-Transitor Modellen","author":"haubeneder","year":"2011","journal-title":"Austrochip 2011"},{"journal-title":"Evolutionary Electronics - Automatic Design of Electronic Circuits and Systems by Genetic Algorithms","year":"2002","author":"zebulum","key":"ref11"},{"key":"ref5","first-page":"1","article-title":"DATE 2006 special session: DFM\/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design","volume":"1","author":"buhler","year":"2006","journal-title":"Proceedings Design Automation and Test in Europe DATE-98"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSE.2013.6648257"},{"journal-title":"Analog Design Essentials","year":"2006","author":"sansen","key":"ref7"},{"journal-title":"International Technology Roadmap for Semiconductors Design","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IWSTM.1998.729788"},{"journal-title":"Reconfigurable analog circuits for mobile communications - Variable topology filters and design automation","year":"2011","author":"hintea","key":"ref1"}],"event":{"name":"2015 IEEE 10th Jubilee International Symposium on Applied Computational Intelligence and Informatics (SACI)","start":{"date-parts":[[2015,5,21]]},"location":"Timisoara, Romania","end":{"date-parts":[[2015,5,23]]}},"container-title":["2015 IEEE 10th Jubilee International Symposium on Applied Computational Intelligence and Informatics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7165000\/7208165\/07208210.pdf?arnumber=7208210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:31:57Z","timestamp":1490394717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/saci.2015.7208210","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}