{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:19:46Z","timestamp":1730294386600,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/samos.2011.6045468","type":"proceedings-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T11:33:32Z","timestamp":1318937612000},"page":"249-254","source":"Crossref","is-referenced-by-count":1,"title":["On-chip network resource management design and validation"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Bruschi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Miele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Rana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380761"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364577"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240568"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311208"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"year":"0","key":"ref17"},{"key":"ref18","first-page":"155","article-title":"Ptolemy: A framework for simulating and prototyping heterogeneous systems","volume":"4","author":"buck","year":"1994","journal-title":"Int J Computer Simulation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030268"},{"journal-title":"Hermes An infrastructure for low area overhead packet-switching networks on chip","year":"2004","author":"moraes","key":"ref4"},{"key":"ref3","first-page":"1","article-title":"Simulation and performance evaluation for network on chip design using opnet","author":"fen","year":"0","journal-title":"IEEE Region 10 Conference TENCON)"},{"journal-title":"Open SystemC Iniative OSCI SystemC documentation","year":"2008","key":"ref6"},{"key":"ref5","first-page":"717","author":"chan","year":"0","journal-title":"Nocgen a template based reuse methodology for networks on chip architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303115"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2006.25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255460"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.45"},{"journal-title":"OSCI TLM2 User Manual","year":"2007","key":"ref20"}],"event":{"name":"2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI)","start":{"date-parts":[[2011,7,18]]},"location":"Samos, Greece","end":{"date-parts":[[2011,7,21]]}},"container-title":["2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6036614\/6045429\/06045468.pdf?arnumber=6045468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:26:40Z","timestamp":1490070400000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6045468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/samos.2011.6045468","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}