{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:05:53Z","timestamp":1725627953522},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/samos.2012.6404160","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T15:29:49Z","timestamp":1358436589000},"page":"76-85","source":"Crossref","is-referenced-by-count":5,"title":["A framework for efficient cache resizing"],"prefix":"10.1109","author":[{"given":"Georgios","family":"Keramidas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysovalantis","family":"Datsios","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"High Performance Computer Architecture Conference"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045443"},{"key":"18","article-title":"An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance icaches","author":"yang","year":"2001","journal-title":"High-Performance Computer Architecture Conference"},{"journal-title":"Designing A Dynamically Reconfigurable Cache for High Performance and Low Power","year":"2002","author":"spanberger","key":"15"},{"journal-title":"Improving Cache Utilization","year":"2011","author":"srinivasan","key":"16"},{"key":"13","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Technical Report"},{"key":"14","article-title":"Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"Int Symposium on Low Power Electronics and Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"3","article-title":"Hardware identification of cache conflict misses","author":"collins","year":"1999","journal-title":"Int Symposium on Microarchitecture"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"2","article-title":"Design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"Int Symposium on Low Power Electronics and Design"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00904-4_2"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545239","article-title":"Timekeeping in the memory system: Predicting and optimizing memory behavior","author":"hu","year":"2002","journal-title":"Int Symposium on Computer Architecture"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"}],"event":{"name":"2012 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XII)","start":{"date-parts":[[2012,7,16]]},"location":"Samos, Greece","end":{"date-parts":[[2012,7,19]]}},"container-title":["2012 International Conference on Embedded Computer Systems (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6389877\/6404141\/06404160.pdf?arnumber=6404160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:50:46Z","timestamp":1498009846000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6404160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/samos.2012.6404160","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}