{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:57:19Z","timestamp":1729641439291,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/samos.2012.6404173","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T15:29:49Z","timestamp":1358436589000},"page":"183-192","source":"Crossref","is-referenced-by-count":4,"title":["Simultaneous reconfiguration of issue-width and instruction cache for a VLIW processor"],"prefix":"10.1109","author":[{"given":"Fakhar","family":"Anjam","sequence":"first","affiliation":[]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]},{"given":"Gabriel L.","family":"Nazar","sequence":"additional","affiliation":[]},{"given":"Mateus B.","family":"Rutzig","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"151","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"International Conference on High-Performance Computer Architecture"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016616"},{"journal-title":"Texas Instruments Application Report","article-title":"TMS320C6211 cache analysis","year":"1998","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1019743330805"},{"journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456936"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"journal-title":"Hewlett-Packard Laboratories","year":"0","key":"12"},{"key":"21","first-page":"70","article-title":"Cache memory energy minimization in VLIW processors","volume":"6","author":"mohamed","year":"2009","journal-title":"Journal of Communication and Computer"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250686"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"},{"key":"25","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763219"},{"key":"27","first-page":"242","article-title":"The delft reconfigurable VLIW processor","author":"wong","year":"2009","journal-title":"International Conference on Advanced Computing and Communications"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2004","author":"fisher","key":"28"},{"key":"29","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"3","first-page":"245","article-title":"Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures","author":"balasubramonian","year":"2000","journal-title":"International Symposium on Microarchitecture"},{"key":"2","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"10","first-page":"273","article-title":"Way-predictive set- associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"International Symposium on Low Power Electronics and Design"},{"key":"1","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"International workshop on workload characterization"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"6","article-title":"Low power design techniques for microprocessors","author":"segars","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Tutorial"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176250"},{"key":"9","first-page":"87","article-title":"Energy benefits of a configurable line size cache for embedded systems","author":"zhang","year":"2003","journal-title":"International Symposium on VLSI"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"}],"event":{"name":"2012 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XII)","start":{"date-parts":[[2012,7,16]]},"location":"Samos, Greece","end":{"date-parts":[[2012,7,19]]}},"container-title":["2012 International Conference on Embedded Computer Systems (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6389877\/6404141\/06404173.pdf?arnumber=6404173","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,8]],"date-time":"2019-07-08T08:30:14Z","timestamp":1562574614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6404173\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/samos.2012.6404173","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}