{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:00:44Z","timestamp":1761418844140},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/samos.2012.6404188","type":"proceedings-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T15:29:49Z","timestamp":1358436589000},"page":"286-293","source":"Crossref","is-referenced-by-count":5,"title":["An FPGA-based prototyping method for verification, characterization and optimization of LDPC error correction systems"],"prefix":"10.1109","author":[{"given":"P.","family":"Sakellariou","sequence":"first","affiliation":[]},{"given":"I.","family":"Tsatsaragkos","sequence":"additional","affiliation":[]},{"given":"N.","family":"Kanistras","sequence":"additional","affiliation":[]},{"given":"A.","family":"Mahdi","sequence":"additional","affiliation":[]},{"given":"V.","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"(LMB) V10 (v1 00a) LMB V10 Module i \/O Signals","year":"2009","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122284"},{"journal-title":"MicroBlaze Processor Reference Guide","year":"2010","key":"17"},{"journal-title":"PowerPC Processor Reference Guide","year":"2010","key":"18"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)80768-0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/26.990903"},{"key":"34","article-title":"Graph-cover decoding and finite-length analysis of message-passing iterative decoding of ldpc codes","author":"vontobel","year":"2005","journal-title":"CoRR"},{"journal-title":"ChipScope Pro 12 1 Software and Cores","year":"2010","key":"16"},{"key":"13","article-title":"Error floors of LDPC codes","author":"richardson","year":"2003","journal-title":"42nd Annu Allerton Conf Communication"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946821"},{"journal-title":"IEEE Std 802 16e-2005 and IEEE Std 802 16-2004\/Cor 1-2005 (Amendment and Corrigendum to IEEE Std)","year":"2006","key":"12"},{"journal-title":"Processor Local Bus (Plb) v4 6 (v1 04a)","year":"2009","key":"21"},{"year":"2010","key":"20"},{"journal-title":"Virtex-5 FPGA User Guide","year":"2010","key":"22"},{"journal-title":"OS and Libraries Document Collection","year":"2010","key":"23"},{"first-page":"1","year":"2005","author":"glover","key":"24"},{"year":"2010","key":"25"},{"journal-title":"LightWeight IP (LwIP) Application Examples","year":"2009","author":"velusamy","key":"26"},{"journal-title":"RFC 2616 Hypertext Transfer Protocol - HTTP\/1 1","year":"1999","author":"fielding","key":"27"},{"key":"28","doi-asserted-by":"crossref","DOI":"10.1007\/1-84628-295-0","author":"pham","year":"2006","journal-title":"System Software Reliability"},{"journal-title":"Goddard Space Flight Center Overview of Software Reliability","year":"0","key":"29"},{"key":"3","article-title":"Embedded systems architecture","author":"noergaard","year":"2005","journal-title":"A Comprehensive Guide for Engineers and Programmers (Embedded Technology)"},{"journal-title":"Microprocessors or FPGAs? Making the Right Choice","year":"2011","author":"edwards","key":"2"},{"key":"10","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/ISWCS.2011.6125305","article-title":"A flexible layered LDPC decoder","author":"tsatsaragkos","year":"2011","journal-title":"2011 8th International Symposium on Wireless Communication Systems (ISWCS)"},{"journal-title":"Advantages of FPGA Design Methodologies","year":"2004","author":"chandrashekar","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2011.6004951"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICETECT.2011.5760179"},{"key":"6","article-title":"Embedded system web server","author":"legat","year":"2008","journal-title":"9th International PhD Workshop on Systems and Control Young Generation Viewpoint"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2002.1003839"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCC.2011.6061756"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.2007.4313074"},{"key":"4","first-page":"72","article-title":"Emulator environment based on an FPGA prototyping board","author":"oh","year":"2000","journal-title":"11th International Workshop on Rapid System Prototyping RSP"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2011.6004950"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-011-0626-6"}],"event":{"name":"2012 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XII)","start":{"date-parts":[[2012,7,16]]},"location":"Samos, Greece","end":{"date-parts":[[2012,7,19]]}},"container-title":["2012 International Conference on Embedded Computer Systems (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6389877\/6404141\/06404188.pdf?arnumber=6404188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,8]],"date-time":"2019-07-08T08:30:26Z","timestamp":1562574626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6404188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/samos.2012.6404188","relation":{},"subject":[],"published":{"date-parts":[[2012,7]]}}}