{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:47:17Z","timestamp":1729608437796,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/samos.2013.6621123","type":"proceedings-article","created":{"date-parts":[[2013,10,12]],"date-time":"2013-10-12T02:59:08Z","timestamp":1381546748000},"page":"196-204","source":"Crossref","is-referenced-by-count":5,"title":["Dynamic task mapping onto multi-core architectures through stream rewriting"],"prefix":"10.1109","author":[{"given":"Lars","family":"Middendorf","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Zebelein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Haubelt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228583"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/71.273050"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2004.07.036"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1998.669966"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/321958.321967"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655847"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1995.375471"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(96)00035-7"},{"key":"12","first-page":"620","article-title":"Allocation and scheduling of conditional task graph in hardware\/software co-synthesis","author":"xie","year":"2001","journal-title":"DATE"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404171"},{"key":"20","first-page":"152","article-title":"Queue machines: Hardware compilation in hardware","author":"schmit","year":"2002","journal-title":"FCCM"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403675"},{"key":"23","first-page":"69","article-title":"Pipelined data parallel task mapping\/scheduling technique for mpsoc","author":"yang","year":"2009","journal-title":"DATE '09"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(92)90041-D"},{"key":"25","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"Qnoc: Qos architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"},{"key":"26","first-page":"746","article-title":"Thousand core chips: A technology perspective","author":"borkar","year":"2007","journal-title":"Proceedings of the 44th Annual Design Automation Conference"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457230"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/71.308533"},{"key":"2","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1006\/jpdc.1999.1578","article-title":"Benchmarking and comparison of the task graph scheduling algorithms","volume":"59","author":"kwok","year":"1999","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/800135.804393"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.476197"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090629"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/234230"},{"key":"4","first-page":"180","article-title":"A two-step genetic algorithm for mapping task graphs to a network on chip architecture","author":"lei","year":"2003","journal-title":"Digital System Design 2003"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.104"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/71.503776"}],"event":{"name":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII)","start":{"date-parts":[[2013,7,15]]},"location":"Agios konstantinos, Samos Island, Greece","end":{"date-parts":[[2013,7,18]]}},"container-title":["2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6601057\/6621089\/06621123.pdf?arnumber=6621123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:25:47Z","timestamp":1602689147000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6621123"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/samos.2013.6621123","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}