{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:39:37Z","timestamp":1725485977897},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/samos.2013.6621131","type":"proceedings-article","created":{"date-parts":[[2013,10,12]],"date-time":"2013-10-12T02:59:08Z","timestamp":1381546748000},"page":"247-254","source":"Crossref","is-referenced-by-count":0,"title":["Cobra: A comprehensive bundle-based reliable architecture"],"prefix":"10.1109","author":[{"given":"Andrea","family":"Pellegrini","sequence":"first","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/DATE.2012.6176660"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/ICCAD.2010.5653788"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/2366231.2337199"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/DSN.2008.4630073"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/2000064.2000089"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1346281.1346315"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/MICRO.2007.18"},{"key":"11","article-title":"StageWeb: Interweaving pipeline stages into a wearout and variation tolerant CMP fabric","author":"gupta","year":"2010","journal-title":"DSN"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/1186736.1186737"},{"key":"21","article-title":"ReVive: Cost-effective architectural support for rollback recovery in shared-mem multiprocessors","author":"prvulovic","year":"2002","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/1555754.1555769"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1145\/1454115.1454124"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/TC.2011.32"},{"key":"24","article-title":"SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint\/recovery","author":"sorin","year":"2002","journal-title":"ISCA"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1002\/9780470455265"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/NANO.2011.6144532"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/MICRO.2003.1253203"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/DSN.2005.82"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1109\/DATE.2011.5763098"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/2024716.2024718"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/TDSC.2004.4"},{"key":"10","article-title":"T4: A highly-threaded, server-on-a-chip with native support for heterogenous computing","author":"golla","year":"2011","journal-title":"Hot Chips"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/2000064.2000118"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/MICRO.2007.34"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/DSN.2004.1311876"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/DATE.2007.364597"},{"key":"4","article-title":"Thousand core chips: A technology perspective","author":"borkar","year":"2007","journal-title":"DAC"},{"key":"9","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1145\/1629911.1630119","article-title":"vicis: a reliable network for unreliable silicon","author":"fick","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"8","article-title":"Shoestring: Probabilistic soft error reliability on the cheap","author":"feng","year":"2010","journal-title":"ASPLOS"}],"event":{"name":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII)","start":{"date-parts":[[2013,7,15]]},"location":"Agios konstantinos, Samos Island, Greece","end":{"date-parts":[[2013,7,18]]}},"container-title":["2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6601057\/6621089\/06621131.pdf?arnumber=6621131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:24:59Z","timestamp":1602689099000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6621131"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/samos.2013.6621131","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}