{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:10:50Z","timestamp":1725703850722},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/samos.2013.6621132","type":"proceedings-article","created":{"date-parts":[[2013,10,11]],"date-time":"2013-10-11T22:59:08Z","timestamp":1381532348000},"page":"255-262","source":"Crossref","is-referenced-by-count":9,"title":["On-demand thread-level fault detection in a concurrent programming environment"],"prefix":"10.1109","author":[{"given":"Jian","family":"Fu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raphael","family":"Poss","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris R.","family":"Jesshope","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.25"},{"key":"17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/ICSAMOS.2008.4664840","article-title":"A general model of concurrency and its implementation as many-core dynamic risc processors","author":"bernard","year":"2008","journal-title":"International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.323"},{"key":"15","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1145\/1816038.1816026","article-title":"Relax: An architectural framework for software recovery of hardware faults","author":"de kruijf","year":"2010","journal-title":"Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA)"},{"key":"16","article-title":"The SVP model","author":"jesshope","year":"2011","journal-title":"University of Amsterdam Tech Rep"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.23"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"21","article-title":"SVP extensions to the alpha ISA","author":"lankamp","year":"2011","journal-title":"University of Amsterdam Tech Rep"},{"key":"20","article-title":"SL - A \"quick and dirty,\" but working intermediate language for SVP systems","author":"poss","year":"2012","journal-title":"University of Amsterdam Tech Rep"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78474-6_7"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-79980-1_31"},{"key":"24","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168870"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658655"},{"key":"3","first-page":"43","article-title":"Probabilistic logics and the synthesis of reliable organisms from unreliable components","author":"von neumann","year":"1956","journal-title":"C E Shannon and J McCarthy"},{"key":"2","first-page":"73","article-title":"Impact of CMOS process scaling and SOI on the soft error rates of logic processes","author":"hareland","year":"2001","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.100"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.1996.495891"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.70"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1991.146709"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"9","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"}],"event":{"name":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII)","start":{"date-parts":[[2013,7,15]]},"location":"Agios konstantinos, Samos Island, Greece","end":{"date-parts":[[2013,7,18]]}},"container-title":["2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6601057\/6621089\/06621132.pdf?arnumber=6621132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:25:47Z","timestamp":1602674747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6621132"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/samos.2013.6621132","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}